


1.2V - 8V, 3A PFET Load Switch with Configurable Slew Rate, Fast Transient Isolation and Hysteretic Control

Check for Samples: TPS27082L

FEATURES

- Low ON Resistance, High Current PFET
 - $R_{ON} = 32m\Omega$ (Typical) at $V_{GS} = -4.5V$
 - $R_{ON} = 44m\Omega$ (Typical) at $V_{GS} = -3.0V$
 - $R_{ON} = 85 m\Omega$ (Typical) at $V_{GS} = -1.8 V$
 - $R_{ON} = 97m\Omega$ (Typical) at $V_{GS} = -1.5V$
 - R_{ON} = 155mΩ (Typical) at V_{GS} = -1.2V
- Configurable Turn-ON and Turn-OFF Slew Rate
 - 10µsec Default Minimum Output Rise Time at VIN=5V
- Configurable Turn-ON and Turn-OFF Slew Rate
- Supports a Wide Range of VIN 1.2V up to 8V
- Excellent OFF Isolation Even Under Fast Input Transients
- 1.0V up to 8V NMOS Control Logic Interface With Configurable Hystersis
- Fully Protected Against ESD (All Pins)
 - HBM 2kV, CDM 500V
- Very Low ON-state Quiescent Current (Down to 1.2μA)
- Very Low OFF-state Leakage Current (Typ 100nA)
- Available in 2.9mm x 1.6mm x 0.75mm SOT-23 (DDC) Package



Simplified Block & Application Diagram

APPLICATIONS


- High Side Load Switch
- Inrush-current Control
- Power Sequencing and Control
- Stand-by Power Isolation
- Portable Power Switch

DESCRIPTION

The TPS27082L IC is a high side load switch that integrates a Power PFET and a control circuit in a tiny TSOT-23 package. TPS27082L requires very low ON-state quiescent current and offers very low OFF-state leakage thus optimizing system power efficiency.

TPS27082L ON/OFF logic interface features hysteresis, thus providing a robust logic interface even under very noisy operating conditions. TPS27082L ON/OFF interface supports direct interfacing to low voltage GPIOs down to 1V. The TPS27082L level shifts ON/OFF logic signal to VIN levels without requiring an external level shifter.

TPS27082L features a novel OFF isolation circuit that prevents PMOS from turning ON in applications that may have fast transients, at the VIN pin when the load switch is in the OFF-state.



TPS27082L Package (DDC)

Component Table (Typical Application)

Component	Description
R1	Level Shift Pull-up Resistor
C1	Optional ⁽¹⁾

(1) Required for load inrush current (slew rate) control.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS(1)(2)(3)

Specified at $T_J = -40$ °C to 125°C (unless otherwise noted)

			VALU	JE	UNIT
			MIN	MAX	
VIN_{max} , $VOUT_{max}$	VIN, VOUT pin maximum voltage with respect to GND pin		-0.1	8	V
V _{ON/OFF}	ON/OFF control voltage		-0.3	8	V
	Max continuous drain current of Q1			3	Α
I _{Q1-ON}	Max pulsed drain current of Q1 (4)			9.5	A
P_D	Max power dissipation at $T_A = 25$ °C, $T_J = 150$ °C ⁽⁴⁾	6 Pin-TSOT, θ _{JA} =105°C/W		1190	mW
A II	ESD Rating – HBM			2000	V
All pins	ESD Rating – CDM			500	V
T _A	Operating free-air ambient temperature range		-40	125 ⁽⁵⁾	°C
T _{J-max}	Operating virtual junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Operating at the absolute T_{J-max} of 150°C can affect reliability for higher reliability it is recommended to ensure T_J < 125°C
- (3) Refer to TI's design support web page at www.ti.com/thermal for improving device thermal performance.
- (4) Pulse Width < 300µs, Duty Cycle < 2%
- (5) T_{I-max} limits and other related conditions apply. Refer to SOA charts, Figure 8 through Figure 13

DISSIPATION RATINGS(1)(2)(3)

BOARD	PACKAGE	θ _{JC}	θ _{JA} ⁽⁴⁾	T _A < 25°C	T _A = 70°C	T _A = 85°C	T _A = 105°C	DERATING FACTOR ABOVE T _A = 25°C
High-K (JEDEC 51-7)	6-Pin TSOT (DDC)	43°C/W	105°C/W	1190 mW	760 mW	619 mW	428 mW	9.55 mW/°C

- (1) Maximum dissipation values for retaining a maximum allowable device junction temperature of 150°C
- (2) Refer to TI's design support web page at www.ti.com/thermal for improving device thermal performance
- (3) Package thermal data based on a 76x114x1.6mm, 4-layer board with 2-oz Copper on outer layers
- (4) Operating at the absolute T_{J-max} of 150°C can affect reliability; T_J ≤ 125°C is recommended

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS


Full temperature range spans $T_J = -40^{\circ}\text{C}$ to 125°C (unless otherwise noted)

	PARAMETER	PARAMETER TEST CONDITIONS				FULL TEMP RANGE ⁽¹⁾		UNIT
			MIN	TYP	MAX	MIN	MAX	
OFF CHARA	CTERISTICS		•					
BV _{IN}	VIN breakdown voltage	V _{ON/OFF} = 0 V, VGS(Q1) = 0 V, ID(Q1) = 250 μA	-8			-8		V
	(2)	VIN = 8 V, ON/OFF = 0 V, RL = 2.5Ω		0.15			30	
I _{FIN}	VIN pin total forward leakage current ⁽²⁾	VIN = 5 V, ON/OFF = 0 V, RL = 2.5Ω		0.04			12	μA
ON CHARAC	TERISTICS ⁽³⁾		<u> </u>					
V _{T+}	Positive going ON/OFF threshold	VIN = 5.0 V, R1 = 125 kΩ ⁽¹⁾ , RL = 2.5 Ω				1.0		V
(VIH)	voltage (4)	VIN = 5.0 V, R1 = 1 M Ω , RL = 2.5 Ω				1.0		V
V _{T-}	Negative going ON/OFF threshold	VIN = 5.0 V, ID(Q1) < 175 μA, R1 =125 $kΩ^{(1)}$					400	mV
(VIL)	voltage ⁽⁴⁾						270	mv
ΔV_T	ON/OFF input logic bustonesis (4)	$VIN = 5.0 \text{ V}, R1 = 125 \text{ k}\Omega^{(1)}$					600	mV
$(V_{T+}-V_{T-})$	ON/OFF input logic hysteresis**	$VIN = 5.0 \text{ V}, \text{ R1} = 1 \text{ M}\Omega$					730	mv
		$VGS_{Q1} = -4.5V$, $ID = 3.0 A$		32	52		64	
		VGS1 _{Q1} = -3.0V, ID =2 .5 A		44	66		84	
D	O1 Channel ON resistance (5)	$VGS1_{Q1} = -2.5V$, $ID = 2.5 A$		50	76		92	mΩ
NQ1(ON)	Q1 Chamel ON resistance	$VGS_{Q1} = -1.8V$, $ID = 2.0 A$		82	113		147	11122
		$VGS_Q1 = -1.5V$, $ID = 1.0 A$		97	150		173	
$\begin{array}{c} \Delta V_T \\ (V_{T+}-V_{T-}) \end{array} \\ ON/OFF \ input \ logic \ hysteresis^{(4)} \\ \hline \\ VIN = 5.0 \ V, \ R1 = 125 \ k\Omega^{(1)} \\ \hline \\ VIN = 5.0 \ V, \ R1 = 1 \ M\Omega \\ \hline \\ VGS_{Q1} = -4.5 V, \ ID = 3.0 \ A \\ \hline \\ VGS_{Q1} = -3.0 V, \ ID = 2.5 \ A \\ \hline \\ VGS_{Q1} = -2.5 V, \ ID = 2.5 \ A \\ \hline \\ VGS_{Q1} = -1.8 V, \ ID = 2.0 \ A \\ \hline \\ VGS_{Q1} = -1.8 V, \ ID = 1.0 \ A \\ \hline \\ VGS_{Q1} = -1.2 V, \ ID = 0.50 \ A \\ \hline \\ VGS_{Q1} = -1.2 V, \ ID = 0.50 \ A \\ \hline \\ \hline \\ VGS_{Q1} = -1.2 V, \ ID = 0.50 \ A \\ \hline \\$	260							
RGND _{ON}	R1/C1 pin to GND pin resistance when Q2 is ON	V _{ON/OFF} = 1.8 V		12.5	14.2		14.5	kΩ
Q1 DRAIN-S	OURCE DIODE PARAMETERS (1)(3)(6)							
IF _{SD}	Source-drain diode peak forward current	$VF_{SD(Q1)} = 0.8V$, $VON/OFF = 0 V$		1.0				Α
VF_{SD}	Source-drain diode forward voltage	IF _{SD(Q1)} = -0.6A, VON/OFF = 0 V					1.0	V

Submit Documentation Feedback

Specified by design only
 Refer to I_{FVIN} plots for more information
 Pulse width < 300μs, Duty cycle < 2%
 Refer to charts for more information on V_{T+}/V_{T-} thresholds
 Refer to SOA charts for operating current information
 Not rated for continuous current operation






TPS27082LD and TPS27082LDRV PINOUT

PIN FUNCTIONS

P	IN	
NAME	NO.	DESCRIPTION
GND	1	Connect to the system GND
VOUT	2, 3	Drain Terminal of Power PFET (Q1) – If required, connect a slew control capacitor between pins VOUT and R1/C
VIN	4	Source Terminal of Power PFET (Q1) – connect a pull-up resistor between the pins VIN and R1/C1
ON/OFF	5	Active high enable – when driven with a high impedance driver, connect an external pull down resistor to GND
R1/C1	6	Gate Terminal of Power PFET (Q1)



Typical Application Diagram

Product Folder Links: TPS27082L



APPLICATION INFORMATION

The TPS27082L IC is a high side load switch that integrates a Power PFET and its control circuit in a tiny TSOT-23 package. TPS27082L supports up to 8V supply input and up to 3A of load current. The TPS27082L can be used in a variety of applications. Figure 1 shows a general application of TPS27082L to control capacitive load inrush current.




Figure 1. Typical Application Diagram

Configuring Q1 ON resistance

 V_{GS-Q1} , Gate-Source voltage, of PMOS transistor Q1 sets its ON resistance $R_{Q1(ON)}$. Connecting a high value pull up resistor R1 maximizes ON state V_{GS-Q1} and thus minimizes the VIN to VOUT voltage drop. Use the following equation for calculating V_{GS-Q1} :

$$VGS_{Q1} = -VIN \times \frac{R1}{R1 + 12.5 \text{ k}\Omega}V$$
(1)

e.g. R1= $125k\Omega$, VIN = 5V sets VGS_{Q1} = -4.5V

NOTE

It is recommended to keep R1 \geq 125 k Ω . Higher value resistor R1 reduces ON-state quiescent current, increases turn-OFF delay, while reducing ON/OFF negative going threshold voltage V_{T-} .

Configuring Turn-ON slew rate

Switching a large capacitive load CL instantaneously results in a load inrush current given by the following equation:

$$I_{inrush} = C_{load} \times \frac{dv}{dt} = C_{load} \times \frac{VOUT_{final} - VOUT_{initial}}{Vout Slew Rate}$$
(2)

An uncontrolled fast rising ON/OFF logic input may result in a high slew rate (dv/dt)at the output thus leading to a higher load inrush current. To control the inrush current connect a capacitor C1 as shown in the Figure 1. Use the following approximate empirical equation to configure the TPS27082L slew rate to a specific value.

$$t_{rise} = \frac{50 \times 10^3 \times C1}{VIN^{2/3}} sec$$
(3)

Where $_{trise}$ is the time delta starting from the ON/OFF signal's rising edge to charge up the load capacitor CL from 10% to 90% of VIN voltage.

Copyright © 2012–2013, Texas Instruments Incorporated



Table 1. Capacitor C1 Selection for Standard Output Rise Time

t _{rise} (µSec)		C1 (F) R1 = 125 kΩ											
(Typical)	VIN=7V	VIN=5V	VIN=3.3V	VIN=1.8V	VIN=1.2V								
5	0	0	0	0	0								
50	3.46n	2.77n	2.10n	1.41n	1.08n								
100	6.91n	5.54n	4.21n	2.82n	2.16n								
250	17.3n	13.8n	10.5n	7.05n	5.40n								
470	32.5n	26.0n	19.8n	13.3n	10.1n								
1000	69.1n	55.4n	42.1n	28.2n	21.6n								

Note: The t_{rise} equation and the capacitor C1 values recommended in the table above are under typical conditions and are accurate to within $\pm 20\%$. Ensure R1 > $125k\Omega$; and select a closest standard valued capacitor C1.

Configuring Turn-OFF delay

TPS27082L PMOS turn-OFF delay from the falling edge of ON/OFF logic signal depends upon the component values of resistor R1 and capacitor C1. Lower values of resistor R1 ensures quicker turn-OFF.

$$t_{\text{off}} > (R1 \times C1 \text{ sec}) \tag{4}$$

OFF Isolation Under VIN Transients

TPS27082L architecture helps isolate fast transients at the VIN when PFET is in the OFF state. Best transient isolation is achieved when an external capacitor C1 is not connected across VOUT and R1/C1 pins. When a capacitor C1 is present the VIN to VOUT coupling is capacitive and is set by the C1 to CL capacitance ratio. TPS27082L architecture prevents direct conduction through PFET.

Low Voltage ON/OFF Interface

To turn ON the load switch apply a voltage > 1.0V at the ON/OFF pin. The TPS27082L features hysteresis at its ON/OFF input. The turn-ON and turn-OFF thresholds are dependent upon the value of resistor R1. Refer to the ELECTRICAL CHARACTERISTICS Table and Figure 14 for details on the positive and negative going ON/OFF thresholds.

In applications where ON/OFF signal is not available connect ON/OFF pin to the VIN pin. The TPS27082L will turn ON and OFF in sync with the input supply connected to VIN.

On-chip Power Dissipation

Use below approximate equation to calculate TPS27082L's on-chip power dissipation P_D:

$$PD = ID_{O1}^2 \times R_{O1(ON)} \tag{5}$$

Where, ID_{Q1} is the DC current flowing through the transistor Q1. Refer to the ELECTRICAL CHARACTERISTICS Table and the Figure 16 through Figure 22 to estimate $R_{Q1(ON)}$ for various values of VGSQ1.

Note: MOS switches can get extremely hot when operated in saturation region. As a general guideline, to avoid transistors Q1 going into saturation region set VGS > VDS+1.0V. E.g. VGS > 1.5V and VDS < 200mV ensures switching region.

Thermal Reliability

For higher reliability it is recommended to limit TPS27082L IC's die junction temperature to less than 125°C. The IC junction temperature is directly proportional to the on-chip power dissipation. Use the following equation to calculate maximum on-chip power dissipation to restrict the die junction temperature target to safe limits:

$$PD_{(MAX)} = \frac{\left(T_{J(MAX)} - T_{A}\right)}{\theta_{JA}}$$
(6)

Where $T_{J(MAX)}$ is the target maximum junction temperature, T_A is the operating ambient temperature, and θ_{JA} is the package junction to ambient thermal resistance.

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated



Improving Package Thermal Performance

The package θJA value under standard conditions on a High-K board is available in the Dissipation Rating Table. θ_{JA} value depends upon the PC board layout. An external heat sink and/or a cooling mechanism like a cold air fan can help reduce θ_{JA} and thus improving device thermal capability. Refer to TI's design support web page at www.ti.com/thermal for a general guidance on improving device thermal performance.

Product Folder Links: TPS27082L



APPLICATION EXAMPLES

TFT LCD Module Inrush Current Control




Figure 2. Inrush Current Control Using TPS27082L

LCD panels require inrush current control to prevent permanent system damages during turn-ON and turn-OFF events.

Standby Power Isolation




Figure 3. boost

Many applications have some always ON modules to support various core functions. However, some modules are selectively powered ON or OFF to save power and multiplexing of various on board resources. Such modules that are selectively turned ON or OFF require standby power generation. In such applications TPS27082L requires only a single pull-up resistor. In this configuration the VOUT voltage rise time is approximately 250ns when VIN = 5V.

Submit Documentation Feedback



Boost Regulator with True Shutdown




Figure 4. True Shutdown Using TPS27082L

The most common boost regulator topology provides a current leakage path through inductor and diode into the feedback resistor even when the regulator is shut down. Adding a TPS27082L in the input side power path prevents this leakage current and thus providing a true shutdown.

Single Module Multiple Power Supply Sequencing




Figure 5. Power Sequencing Using TPS27082L, Example 1

Most modern SOCs and CPUs require multiple voltage inputs for its Analog, Digital cores and IO interfaces. These ICs require that these supplies be applied simultaneously or in a certain sequence. TPS27082L when configured, as shown in Figure 5, with the VOUT1 rise time adjusted appropriately through resistor R2 and capacitor C1, will delay the early arriving LDO output to match up with late arriving DC-DC output and thus achieving power sequencing.

Product Folder Links: TPS27082L



Multiple Modules Interdependent Power Supply Sequencing




Figure 6. Power Sequencing Using TPS27082L, Example 2

For system integrity reasons a certain power sequencing may be required among various modules. As shown in Figure 6, Module 2 will power up only after Module 1 is powered up and the Module 1 GPIO output is enabled to turn ON Module 2. TPS27082L when used as shown in Figure 6 will not only sequence the Module 2 power, but also it will help prevent inrush current into the power path of Module 1 and 2.

Multiple Modules Interdependent Supply Sequencing without a GPIO Input




Figure 7. Power Sequencing using TPS27082L, Example 3

When a GPIO signal is not available connecting the ON/OFF pin of TPS27082 connected to Module 2 will power up Module 2 after Module 1, when resistor R4 and capacitor C1 are chosen appropriately. The two TPS27082L in this configuration will also control load inrush current.

Submit Documentation Feedback



PFET Q1 Minimum Safe Operating Area

(Refer to DISSIPATION RATINGS(1)(2)(3) for PC board details)




Figure 8. Q1 SOA at VGS_Q1=-4.5V




Figure 9. Q1 SOA at VGS_Q1=-3.0V




Figure 10. Q1 SOA at VGS_Q1=-2.5V




Figure 11. Q1 SOA at VGS_Q1=-1.8V




Figure 12. Q1 SOA at VGS_Q1=-1.5V




Figure 13. Q1 SOA at VGS_Q1=-1.2V

- (1) Maximum dissipation values for retaining a maximum allowable device junction temperature of 150°C
- (2) Refer to TI's design support web page at www.ti.com/thermal for improving device thermal performance
- (3) Package thermal data based on a 76x114x1.6mm, 4-layer board with 2-oz Copper on outer layers

PFET Q1 Minimum Safe Operating Area (continued)

(Refer to DISSIPATION RATINGS(1)(2)(3) for PC board details)




Figure 14. ON/OFF Positive and Negative Going Threshold Voltage




Figure 15. VIN Pin Leakage Current



Typical VIN to VOUT Voltage Drop Characteristic Plots




Figure 16. Vdrop vs IL; VGS_Q1 = -1.2V




Figure 18. Vdrop vs IL; $VGS_Q1 = -2.5V$




Figure 17. Vdrop vs IL; VGS_Q1 = -1.8V





Figure 19. Vdrop vs IL; $VGS_Q1 = -3.3V$



Typical VIN to VOUT Voltage Drop Characteristic Plots (continued)






Figure 20. Vdrop vs IL; VGS_Q1 = -4.5V

Figure 21. Vdrop vs IL; VGS_Q1 = -5.5V




Figure 22. Vdrop vs IL; VGS_Q1 = -7V



REVISION HISTORY

Changes from Original (December 2012) to Revision A	Page
Updated wording in the document	1
Changes from Revision A (April 2013) to Revision B	Page
Removed Ordering Information table.	2
• Fixed UNIT typo for ON/OFF input logic hysteresis PARAMETER	3

Product Folder Links: TPS27082L



PACKAGE OPTION ADDENDUM

6-Sep-2013

PACKAGING INFORMATION

Orderable Device	Dunasi.		_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TPS27082LDDCR	ACTIVE	SOT	DDC	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	BUA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Sep-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS27082LDDCR	SOT	DDC	6	3000	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Sep-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS27082LDDCR	SOT	DDC	6	3000	180.0	180.0	30.0

DDC (R-PDSO-G6)

PLASTIC SMALL-OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AA (6 pin).



DDC (R-PDSO-G6)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com