

2-Mbit (256 K × 8) Static RAM

Features

■ High speed: 45 ns

■ Wide voltage range: 4.5 V to 5.5 V

■ Pin compatible with CY62138V

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 5 μA

■ Ultra low active power

□ Typical active current: 1.6 mA @ f = 1 MHz

■ Easy memory expansion with \overline{CE}_1 , CE_2 , and \overline{OE} features

■ Automatic power down when deselected

Complementary metal oxide semiconductor (CMOS) for optimum speed and power

Available in Pb-free 32-pin SOIC and 32-pin thin small outline package (TSOP) II packages

Functional Description

The CY62138F is a high performance CMOS static RAM organized as 256K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby

mode reduc<u>es</u> power consumption by more than 99% when deselected (CE₁ HIGH or CE₂ LOW).

To write to the device, take Chip Enable (\overline{CE}_1 LOW and CE_2 HIGH) and Write Enable (\overline{WE}) inputs LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₇).


To read from the device, take Chip Enable $(\overline{CE}_1 \text{ LOW})$ and $CE_2 \text{ HIGH}$) and output enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The eight input and output pins (I/O $_0$ through I/O $_7$) are placed in a high impedance state when the device is deselected ($\overline{\text{CE}}_1$ HIGH or CE_2 LOW), the outputs are disabled ($\overline{\text{OE}}$ HIGH), or during a write operation ($\overline{\text{CE}}_1$ LOW and $\overline{\text{CE}}_2$ HIGH and WE LOW).

The CY62138F device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

For a complete list of related documentation, click here.

Logic Block



Cypress Semiconductor Corporation Document Number: 001-13194 Rev. *J





Contents


Pin Configurations	3
Product Portfolio	
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	15
Documents Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	17
Worldwide Sales and Design Support	17
Products	17
PSoC® Solutions	17
Cypress Developer Community	17
Technical Support	17



Pin Configurations

Figure 1. 32-pin SOIC/TSOP II pinout (Top View)



Product Portfolio

				Power Dissipation						
Product	Product V _{CC} Range (V)		Speed		Operating	l _{CC} (mA)	Standby	Ι. (π Δ)	
Product			(ns)	f = 1 MHz		f = f _{max}		- Standby I _{SB2} (μA)		
	Min	Typ ^[1]	Max		Typ [1]	Max	Typ [1]	Max	Typ ^[1]	Max
CY62138FLL	4.5 V	5.0 V	5.5 V	45	1.6	2.5	13	18	1	5

Note

^{1.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.



Maximum Ratings

DC Input Voltage ^[2, 3] 0.5 V to 6.0 V (V _{CCmax} + 0.5 V)
Output Current into Outputs (LOW)20 mA
Static Discharge Voltage (MIL–STD–883, Method 3015) > 2001 V
Latch-up Current> 200 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC} [4]
CY62138FLL	Industrial	–40 °C to +85 °C	4.5 V to 5.5 V

Electrical Characteristics

Over the Operating Range

Parameter	Description	Toot Co	nditiono		Unit			
Parameter	Description	lest Co	Test Conditions		Typ ^[5]	Max	Oill	
V _{OH}	Output HIGH voltage	V _{CC} = 4.5 V	$I_{OH} = -1.0 \text{ mA}$	2.4	_	_	V	
		V _{CC} = 5.5 V	$I_{OH} = -0.1 \text{ mA}$	-	-	3.4 ^[6]		
V _{OL}	Output LOW voltage	I _{OL} = 2.1 mA	•	-	_	0.4	V	
V _{IH}	Input HIGH voltage	$V_{CC} = 4.5 \text{ V to } 5.9$	5 V	2.2	_	V _{CC} + 0.5	V	
V_{IL}	Input LOW voltage	$V_{CC} = 4.5 \text{ V to } 5.5$	V _{CC} = 4.5 V to 5.5 V			0.8	V	
I _{IX}	Input leakage current	$GND \le V_I \le V_{CC}$		-1	_	+1	μА	
I _{OZ}	Output leakage current	$GND \leq V_O \leq V_CC,$	Output disabled	-1	_	+1	μА	
I _{CC}	V _{CC} operating supply Current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)},$ $I_{OUT} = 0 \text{ mA},$	-	13	18	mA	
		f = 1 MHz	I _{OUT} = 0 mA, CMOS levels	_	1.6	2.5		
I _{SB2} ^[7]	Automatic CE Power-down current CMOS inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2$ $\text{V}_{\text{F}} = 0$, $\text{V}_{\text{CC}} = \text{V}_{\text{CC}}$	/ or V _{IN} ≤ 0.2 V,	-	1	5	μА	

- 2. $V_{IL(min)} = -2.0 \text{ V}$ for pulse durations less than 20 ns.
- 3. $V_{IH(max)} = V_{CC} + 0.75 \text{ V}$ for pulse durations less than 20 ns.
- 4. Full device AC operation assumes a 100 μs ramp time from 0 to $V_{CC}(min)$ and 200 μs wait time after V_{CC} stabilization.
- 5. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.
- 6. Please note that the maximum V_{OH} limit does not exceed minimum CMOS V_{IH} of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V_{IH} of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.
- 7. Chip enables $(\overline{\text{CE}}_1 \text{ and } \text{CE}_2)$ must be at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance


Parameter [8]	Description	Description Test Conditions		Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [8]	Description	Test Conditions	32-pin SOIC	32-pin TSOP II	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch two-layer printed circuit board	44.53	44.16	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		24.05	11.97	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Parameters	5.0 V	Unit
R1	1800	Ω
R2	990	Ω
R _{TH}	639	Ω
V _{TH}	1.77	V

Note

^{8.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	T yp ^[9]	Max	Unit
V_{DR}	V _{CC} for Data retention		2.0	-	-	V
I _{CCDR} ^[10]	Data retention current	$V_{CC} = V_{DR}$	_	1	5	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t _{CDR} ^[9]	Chip deselect to data retention time		0	_	_	ns
t _R ^[11]	Operation recovery time		45	_	_	ns

Data Retention Waveform

Figure 3. Data Retention Waveform [12]



Tested initially and after any design or process changes that may affect these parameters. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

^{10.} Chip enables $(\overline{\text{CE}}_1 \text{ and } \text{CE}_2)$ must be at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

^{11.} Full device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100~\mu s$ or stable at $V_{CC(min)} \ge 100~\mu s$.

^{12.} $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}$ is HIGH.



Switching Characteristics

Over the Operating Range

Parameter [13, 14]	Description	45	ns	
Parameter [10, 11]			Max	Unit
Read Cycle		-	•	
t _{RC}	Read cycle time	45	_	ns
t _{AA}	Address to data valid	-	45	ns
t _{OHA}	Data hold from address change	10	_	ns
t _{ACE}	CE₁ LOW and CE₂ HIGH to data valid	-	45	ns
t _{DOE}	OE LOW to data valid	-	22	ns
t _{LZOE}	OE LOW to low Z [15]	5	_	ns
t _{HZOE}	OE HIGH to high Z [15, 16]	-	18	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to low Z [15]	10	_	ns
t _{HZCE}	CE ₁ HIGH or CE ₂ LOW to high Z [15, 16]	-	18	ns
t _{PU}	CE₁ LOW and CE₂ HIGH to power-up	0	_	ns
t _{PD}	CE₁ HIGH or CE₂ LOW to power-down	-	45	ns
Write Cycle [17, 18	3]	•	•	
t _{WC}	Write cycle time	45	_	ns
t _{SCE}	CE₁ LOW and CE₂ HIGH to write end	35	_	ns
t _{AW}	Address setup to write end	35	_	ns
t _{HA}	Address hold from write end	0	_	ns
t _{SA}	Address setup to write start	0	_	ns
t _{PWE}	WE pulse width	35	_	ns
t _{SD}	Data setup to write end	25	_	ns
t _{HD}	Data hold from write end	0	_	ns
t _{HZWE}	WE LOW to high Z [15, 16]	_	18	ns
t _{LZWE}	WE HIGH to low Z [15]	10	_	ns

^{13.} In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the chip enable signal as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Notes is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.

^{14.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in the Figure 2 on page 5.

^{15.} At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.


^{16.} t_{HZOE} , t_{HZCE} , and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

^{17.} The internal write time of the memory is defined by the overlap of $\overline{\text{WE}}$, $\overline{\text{CE}}_1 = \text{V}_{\text{IL}}$, and $\text{CE}_2 = \text{V}_{\text{IH}}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

^{18.} The minimum write cycle pulse width should be equal to the sum of $t_{\mbox{\scriptsize HZWE}}$ and $t_{\mbox{\scriptsize SD}}.$



Switching Waveforms







Figure 5. Read Cycle No. 2 ($\overline{\text{OE}}$ Controlled) [20, 21, 22]



^{19.} The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$.

^{20.} WE is HIGH for read cycle.

^{21.} Address valid before or similar to $\overline{\text{CE}}_1$ transition LOW and CE_2 transition HIGH.

^{22.} $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}$ is HIGH.



Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) [23, 24, 25, 26]





Figure 7. Write Cycle No. 2 ($\overline{\text{CE}}_1$ or $\overline{\text{CE}}_2$ Controlled) [23, 24, 25, 26]




- 24. The internal write time of the memory is defined by the overlap of $\overline{\text{WE}}$, $\overline{\text{CE}}_1 = \text{V}_{\text{IL}}$, and $\text{CE}_2 = \text{V}_{\text{IH}}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
- 25. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
- 26. If $\overline{\text{CE}}_1$ goes HIGH or CE2 goes LOW simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in high impedance state.
- 27. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [28, 29, 30]



Notes 28. $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}$ is HIGH.

^{29.} If $\overline{\text{CE}}_1$ goes HIGH or $\overline{\text{CE}}_2$ goes LOW simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in high impedance state.

^{30.} The minimum write cycle pulse width should be equal to the sum of $t_{\mbox{\scriptsize HZWE}}$ and $t_{\mbox{\scriptsize SD}}.$

^{31.} During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

CE ₁	CE ₂	WE	OE	Inputs/Outputs	Mode	Power
Н	X ^[32]	Х	Х	High Z	Deselect/Power-down	Standby (I _{SB})
X ^[32]	L	Х	Х	High Z	Deselect/Power-down	Standby (I _{SB})
L	Н	Н	L	Data out	Read	Active (I _{CC})
L	Н	Н	Н	High Z	Output disabled	Active (I _{CC})
L	Н	L	Х	Data in	Write	Active (I _{CC})

Note
32. The 'X' (Don't care) state for the Chip enables (\overline{CE}_1 and \overline{CE}_2) in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62138FLL-45SXI	51-85081	32-pin SOIC (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions





Package Diagrams

Figure 9. 32-pin SOIC (450 Mils) S32.45/SZ32.45 Package Outline, 51-85081




51-85081 *E



Package Diagrams (continued)

Figure 10. 32-pin TSOP II (20.95 × 11.76 × 1.0 mm) ZS32 Package Outline, 51-85095

32 Lead TSOP TYPE II





Acronyms

Acronym	Description		
CMOS	Complementary Metal Oxide Semiconductor		
I/O	Input/Output		
OE	Output Enable		
SOIC	Small Outline Integrated Circuit		
SRAM	Static Random Access Memory		
TSOP	Thin Small Outline Package		
WE	Write Enable		

Documents Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
μS	microsecond		
mA	milliampere		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



Document History Page

Documer Documer	ocument Title: CY62138F MoBL [®] , 2-Mbit (256 K × 8) Static RAM ocument Number: 001-13194					
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change		
**	797956	See ECN	VKN	New data sheet.		
*A	940341	See ECN	VKN	Added footnote #7 related to I _{SB2} and I _{CCDR}		
*B	3055174	13/10/2010	RAME	Added Acronyms and Units of Measure. Added Ordering Code Definitions. Footnotes updated Updated Package Diagram Figure 9 and Figure 10. Updated as per new template		
*C	3061313	15/10/2010	RAME	Minor change: Corrected "IO" to "I/O"		
*D	3232735	04/18/2011	RAME	Removed the Note "For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at http://www.cypress.com " in page 1.		
*E	3287636	06/20/2011	RAME	Updated Package Diagrams. Updated in new template.		
*F	3846281	12/19/2012	TAVA	Updated Ordering Information (Updated part numbers). Updated Package Diagrams: spec 51-85081 – Changed revision from *C to *E.		
*G	4013949	06/04/2013	MEMJ	Updated Functional Description. Updated Electrical Characteristics: Added one more Test Condition " V_{CC} = 5.5 V, I_{OH} = -0.1 mA" for V_{OH} paramete and added maximum value corresponding to that Test Condition. Added Note 6 and referred the same note in maximum value for V_{OH} paramete corresponding to Test Condition " V_{CC} = 5.5 V, I_{OH} = -0.1 mA".		
*H	4099045	08/19/2013	VINI	Updated Switching Characteristics: Added Note 13 and referred the same note in "Parameter" column. Updated in new template.		
*	4380445	05/15/2014	NILE	Updated Switching Characteristics: Added Note 18 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 30 and referred the same note in Figure 8. Completing Sunset Review.		
*J	4578447	01/16/2015	NILE	Added related documentation hyperlink in page 1. Updated Figure 10 in Package Diagrams (spec 51-85095 *B to *C).		



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers

Interface

Lighting & Power Control

Memory PSoC

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2007-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-13194 Rev. *J

Revised January 16, 2015

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com