

FLATLINK™ TRANSMITTER

Check for Samples: SN75LVDS83A

FEATURES

- LVDS Display Serdes Interfaces Directly to LCD Display Panels with Integrated LVDS
- Package Options: 8.1mm x 14mm TSSOP
- 3.3V Tolerant Data Inputs
- Transfer Rate up to 100Mpps (Mega Pixel Per Second); Pixel Clock Frequency Range 10MHz
- Suited for Display Resolutions Ranging From HVGA up to HD With Low EMI
- Operates From a Single 3.3V Supply and 170mW (typ.) at 75MHz
- 28 Data Channels Plus Clock In Low-Voltage TTL to 4 Data Channels Plus Clock Out

Low-Voltage Differential

- Consumes Less Than 1mW When Disabled
- Selectable Rising or Falling Clock Edge **Triggered Inputs**
- ESD: 5kV HBM
- **Support Spread Spectrum Clocking (SSC)**
- Compatible with all OMAP™2x, OMAP™3x, and DaVinci™ Application Processors


APPLICATIONS


- **LCD Display Panel Driver**
- **UMPC** and Netbook PC
- **Digital Picture Frame**

DESCRIPTION

The SN75LVDS83A FlatLink™ transmitter contains four 7-bit parallel-load serial-out shift registers, a 7X clock synthesizer, and five Low-Voltage Differential Signaling (LVDS) line drivers in a single integrated circuit. These functions allow 28 bits of single-ended LVTTL data to be synchronously transmitted over five balanced-pair conductors for receipt by a compatible receiver, such as the SN75LVDS82 and LCD panels with integrated LVDS receiver.

When transmitting, data bits D0 through D27 are each loaded into registers upon the edge of the input clock signal (CLKIN). The rising or falling edge of the clock can be selected via the clock select (CLKSEL) pin. The frequency of CLKIN is multiplied seven times, and then used to unload the data registers in 7-bit slices and serially. The four serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION (CONTINUED)

The SN75LVDS83A requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is selecting a clock rising edge by inputting a high level to CLKSEL or a falling edge with a low-level input, and the possible use of the Shutdown/Clear (SHTDN). SHTDN is an active-low input to inhibit the clock, and shut off the LVDS output drivers for lower power consumption. A low-level on this signal clears all internal registers to a low-level.

The SN75LVDS83A is characterized for operation over ambient air temperatures of -10°C to 70°C.

Alternative device option: The SN75LVDS83B is an alternative to the SN75LVDS83A for clock frequency range of 10MHz–135MHz. The SN75LVDS83B is available in a smaller BGA package in addition to the TSSOP package.

ORDERING INFORMATION(1)

PART NUMBER	PART MARKING	PACKAGE		
SN75LVDS83ADGG	LVDS83A	56-pin DGG TUBE		
SN75LVDS83ADGGR	LVDS83A	56-pin DGG LARGE T&R		

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or refer to our web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

		VALUE	UNIT	
Supply voltage range, VCC, LVDSVCC, PLLVCC ⁽²⁾		-0.5 to 4	V	
Voltage range	e at any output terminal	-0.5 to VCC + 0.5	V	
Voltage range	e at any input terminal	-0.5 to VCC + 0.5	V	
Continuous power dissipation		See the Dissipation Rating Table		
	Human Body Model (HBM) ⁽³⁾ all pins	5	kV	
ESD rating	Charged Device Model (CDM) ⁽⁴⁾ all pins	500	V	
	Machine Model (MM) ⁽⁵⁾ all pins	150	V	

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

- (2) All voltages are with respect to the GND terminals.
- (3) In accordance with JEDEC Standard 22, Test Method A114-A.
- (4) In accordance with JEDEC Standard 22, Test Method C101.
- (5) In accordance with JEDEC Standard 22, Test Method A115-A.



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage, VCC	3	3.3	3.6	
LVDS output supply voltage, LVDSVCC	3	3.3	3.6	\/
PLL analog supply voltage, PLLVCC	3	3.3	3.6	V
Power supply noise on any VCC terminal			0.1	
High-level input voltage, V _{IH}	VCC/2 + 0.5			V
Low-level input voltage, V _{IL}			VCC/2 - 0.5	V
Differential load impedance, Z _L	90		132	Ω
Operating free-air temperature, T _A	-10		70	С

DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL(1)	T _{JA} ≤ 25°C	DERATING FACTOR ⁽²⁾ ABOVE T _{JA} = 25°C	T _{JA} = 70°C POWER RATING
DGG	Low-K	1111 mW	12.3mW/°C	555 mW
DGG	High-K	1730 mW	19mW/°C	865 mW

⁽¹⁾ In accordance with the High-K and Low-K thermal metric definitions of EIA/JESD51-2.


TIMING REQUIREMENTS

PARAMETER				UNIT
Input clock period, t _c		10	100	ns
Input clock modulation (SSC)				
	w/ modulation frequency 30 kHz		8%	
	w/ modulation frequency 50 kHz		6%	
High-level input clock pulse width duration, tw		0.4 t _c	0.6 t _c	ns
Input signal transition time, t _t			3	ns
Data set up time, D0 through D27 before CLKIN (See Figure 3)		2		ns
Data hold time, D0 through D27 after CLKIN		0.8		ns

⁽²⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.



DGG PACKAGE (TOP VIEW)



DGG PIN LIST

Pin #	Signal	Pin #	Signal	Pin #	Signal	Pin #	Signal
1	VCC	15	D15	29	GND	43	GND
2	D5	16	D16	30	D26	44	LVDSVCC
3	D6	17	CLKSEL	31	CLKIN	45	Y1P
4	D7	18	D17	32	SHTDN	46	Y1M
5	GND	19	D18	33	GND	47	Y0P
6	D8	20	D19	34	PLLVCC	48	Y0M
7	D9	21	GND	35	GND	49	GND
8	D10	22	D20	36	GND	50	D27
9	VCC	23	D21	37	Y3P	51	D0
10	D11	24	D22	38	Y3M	52	D1
11	D12	25	D23	39	CLKOUTP	53	GND
12	D13	26	VCC	40	CLKOUTM	54	D2
13	GND	27	D24	41	Y2P	55	D3
14	D14	28	D25	42	Y2M	56	D4




PIN FUNCTIONS

TERMINAL	I/O	DESCRIPTION				
Y0P, Y0M, Y1P, Y1M, Y2P, Y2M		Differential LVDS data outputs. Outputs are high-impedance when SHTDN is pulled low (de-asserted)				
Y3P, Y3M	LVDS Out	Differential LVDS Data outputs. Output is high-impedance when SHTDN is pulled low (de-asserted). Note: if the application only requires 18-bit color, this output can be left open.				
CLKP, CLKM		Differential LVDS pixel clock output. Output is high-impedance when SHTDN is pulled low (de-asserted).				
D0 – D27	Note: if application only requires 18-bit color, connect unused inputs D5, D10, D11, D1 and D27 to GND.					
CLKIN	CMOS IN with pulldn	Input pixel clock; rising or falling clock polarity is selectable by Control input CLKSEL.				
SHTDN	, panan	Device shut down; pull low (de-assert) to shut down the device (low power high (assert) for normal operation.				
CLKSEL		Selects between rising edge input clock trigger (CLKSEL = V_{IH}) and falling edge input clock trigger (CLKSEL = V_{IL}).				
VCC		3.3V digital Supply Voltage				
PLLVCC	Dower Cupply (1)	3.3V PLL analog supply				
LVDSVCC	Power Supply ⁽¹⁾	3.3V LVDS output analog supply				
GND		Supply Ground for VCC, LVDSVCC, and PLLVCC.				

⁽¹⁾ For a multilayer pcb, it is recommended to keep one common GND layer underneath the device and connect all ground terminals directly to this plane.



FUNCTIONAL BLOCK DIAGRAM








Figure 1. Typical SN75LVDS83A Load and Shift Sequences




Figure 2. Equivalent Input and Output Schematic Diagrams



ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _T	Input voltage threshold			VCC/2		V
V _{OD}	Differential steady-state output voltage magnitude	$R_1 = 100\Omega$, See Figure 4	250		450	mV
Δ V _{OD}	Change in the steady-state differential output voltage magnitude between opposite binary states	11(_ = 10012, 000 1 igulo 4		1	35	mV
V _{OC(SS)}	Steady-state common-mode output voltage		1.125		1.375	V
V _{OC(PP)}	Peak-to-peak common-mode output voltage	See Figure 4 t _{R/F} (Dx, CLKin) = 1ns			100	mV
I _{IH}	High-level input current	V _{IH} = VCC			25	μΑ
I _{IL}	Low-level input current	V _{IL} = 0 V			±10	μA
	81	V _{OY} = 0 V			±24	mA
los	Short-circuit output current	V _{OD} = 0 V			±12	mA
l _{oz}	High-impedance state output current	V _O = 0 V to VCC			±20	μΑ
R_{pdn}	Input pull-down integrated resistor on all inputs (Dx, CLKSEL, SHTDN, CLKIN)			100		kΩ
l _Q	Quiescent current	disabled, all inputs at GND; SHTDN = V _{IL}		2	100	μΑ
		$\overline{SHTDN} = V_{IH}, R_L = 100\Omega \text{ (5 places)},$ grayscale pattern (Figure 5) VCC = 3.3V, $f_{CLK} = 75 \text{MHz}$		52.3	62.2	mA
lcc	Supply current (average)	$\overline{\text{SHTDN}} = \text{V}_{\text{IH}}, \ \text{R}_{\text{L}} = 100\Omega \ (\text{5 places}), \\ 50\% \ \text{transition density pattern} \\ (\text{Figure 5}), \\ \text{VCC} = 3.3\text{V}, \ \text{f}_{\text{CLK}} = 75\text{MHz}$		53.9	67.1	mA
		$\label{eq:shifteness} \begin{split} \overline{\textbf{SHTDN}} &= \textbf{V}_{\text{IH}}, \textbf{R}_{\text{L}} = 100\Omega (\text{5 places}), \\ \text{worst-case pattern (Figure 6)}, \\ \text{VCC} &= 3.6 \text{V}, \textbf{f}_{\text{CLK}} = 75 \text{MHz} \end{split}$		65	79.3	mA
		$\overline{\text{SHTDN}} = \text{V}_{\text{IH}}, \text{R}_{\text{L}} = 100\Omega (\text{5 places}), \\ \text{worst-case pattern (Figure 6)}, \\ \text{f}_{\text{CLK}} = 100\text{MHz}$			96.8	mA
Cı	Input capacitance			2		pF

⁽¹⁾ All typical values are at VCC = 3.3 V, T_A = 25°C.



SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t ₀	Delay time, CLKOUT↑ after Yn valid (serial bit position 0, equal D1, D9, D20, D5)		-0.1	0	0.1	ns
t ₁	Delay time, CLKOUT↑ after Yn valid (serial bit position 1, equal D0, D8, D19, D27)		¹ / ₇ t _c - 0.1		$^{1}/_{7} t_{c} + 0.1$	ns
t ₂	Delay time, CLKOUT↑ after Yn valid (serial bit position 2, equal D7, D18, D26. D23)		² / ₇ t _c - 0.1		$^{2}/_{7}$ t _c + 0.1	ns
t ₃	Delay time, CLKOUT↑ after Yn valid (serial bit position 3; equal D6, D15, D25, D17)	See Figure 7, t _C = 10 ns, Input clock jitter < 25 ps ⁽²⁾	³ / ₇ t _c - 0.1		$^{3}/_{7} t_{c} + 0.1$	ns
t ₄	Delay time, CLKOUT↑ after Yn valid (serial bit position 4, equal D4, D14, D24, D16)		⁴ / ₇ t _c - 0.1		$^{4}/_{7} t_{c} + 0.1$	ns
t ₅	Delay time, CLKOUT↑ after Yn valid (serial bit position 5, equal D3, D13, D22, D11)		⁵ / ₇ t _c - 0.1		$^{5}/_{7} t_{c} + 0.1$	ns
t ₆	Delay time, CLKOUT↑ after Yn valid (serial bit position 6, equal D2, D12, D21, D10)		⁶ / ₇ t _c - 0.1		$^{6}/_{7} t_{c} + 0.1$	ns
t _{sk(o)}	Output skew, t _n - ⁿ / ₇ t _C	Target Potential adjustment after char	-0.1 (-0.15)		0.1 (0.15)	ns
t ₇	Delay time, CLKIN↓ to CLKOUT↓	t_C = 10 ns (±0.2%), Input clock jitter < 50 ps, See Figure 7		TBD		ns
t _{c(o)}	Output clock period			t _c		ns
		t _C = 10 ns; clean reference clock, see Figure 8		±40		
$\Delta t_{c(o)}$	Output clock cycle-to-cycle jitter (3)	t _C = 10 ns with 0.05UI added noise modulated at 3MHz, see Figure 8		±44		ps
		t _C = 10 ns with 0.1UI added noise modulated at 3MHz, see Figure 8		±42		
t _w	High-level output clock pulse duration			$^4/_7$ t_c		ns
t _{r/f}	Differential output voltage transition time (t _r or t _f)	fCLKSee Figure 4		225	500	ps
t _{en}	Enable time, SHTDN↑ to phase lock (Yn valid)	f _{CLK} = 100MHz, See Figure 9		6		ms
t _{dis}	Disable time, SHTDN↓ to off-state (CLKOUT high-impedance)	f _{CLK} = 100MHz, See Figure 10		7		ns

All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. |Input clock jitter| is the magnitude of the change in the input clock period.

The output clock cycle-to-cycle jitter is the largest recorded change in the output clock period from one cycle to the next cycle observed over 15,000 cycles. Tektronix TDSJIT3 Jitter Analysis software was used to derive the maximum and minimum jitter value.



PARAMETER MEASUREMENT INFORMATION



All input timing is defined at IOVDD / 2 on an input signal with a 10% to 90% rise or fall time of less than 3 ns. CLKSEL = 0V.

Figure 3. Set Up and Hold Time Definition





Figure 4. Test Load and Voltage Definitions for LVDS Outputs.




The 16 grayscale test pattern test device power consumption for a typical display pattern.

Figure 5. 16 Grayscale Test Pattern




PARAMETER MEASUREMENT INFORMATION (continued)



The worst-case test pattern produces nearly the maximum switching frequency for all of the LVDS outputs.

Figure 6. Worst-Case Power Test Pattern




CLKOUT is shown with CLKSEL at high-level. CLKIN polarity depends on CLKSEL input level.

Figure 7. SN75LVDS83A Timing Definitions



PARAMETER MEASUREMENT INFORMATION (continued)






Figure 8. Output Clock Jitter Test Set Up




Figure 10. Disable Time Waveforms

CLKOUT



TYPICAL CHARACTERISTICS


400

300

200

100

0.01



OUTPUT CLOCK JITTER INPUT CLOCK JITTER 800 **Output Jitter** 700 600 Period Clock Jitter - ps-pp Input Jitter 500

CLK Frequency During Test = 100MHz

0.10


f_(mod) - Input Modular Frequency - MHz

1

10

Figure 11.

Figure 12.



TYPICAL PRBS OUTPUT SIGNAL OVER ONE CLOCK PERIOD

Clock Signal: 100MHz

t_k - Time - 1.2ns/div Figure 13.

Copyright © 2009–2011, Texas Instruments Incorporated



APPLICATION INFORMATION

This section describes the power up sequence, provides information on device connectivity to various GPU and LCD display panels, and offers a pcb routing example.

Power Up Sequence

The SN75LVDS83A does not require a specific power up sequence.

The user experience can be impacted by the way a system powers up and powers down an LCD screen. The following sequence is recommended:

Power up sequence (SN75LVDS83A SHTDN input initially low):

- 1. Ramp up LCD power (maybe 0.5ms to 10ms) but keep backlight turned off.
- 2. Wait for additional 0-200ms to ensure display noise will not occur.
- 3. Enable video source output; start sending black video data.
- 4. Toggle LVDS83A shutdown to SHTDN = V_{IH}
- Send >1ms of black video data; this allows the LVDS83A to be phase locked, and the display to show black data first.
- 6. Start sending true image data.
- 7. Enable backlight.


Power Down sequence (SN75LVDS83A SHTDN input initially high):

- Disable LCD backlight; wait for the minimum time specified in the LCD data sheet for the backlight to go low.
- Video source output data switch from active video data to black image data (all visible pixel turn black); drive this for >2 frame times.
- 3. Set SN75LVDS83A input SHTDN = GND; wait for 250ns.
- 4. Disable the video output of the video source.
- 5. Remove power from the LCD panel for lowest system power.

Signal Connectivity

While there is no formal industry standardized specification for the input interface of LVDS LCD panels, the industry has aligned over the years on a certain data format (bit order). Figure 14 through Figure 17 show how each signal should be connected from the graphic source through the SN75LVDS83A input, output and LVDS LCD panel input. Detailed notes are provided with each figure.





Note A. **FORMAT**: The majority of 24-bit LCD display panels require the two LSBs of each color to be transferred over the 4th serial data output Y3. Other 24-bit LCD display panels require the two LSB of each color to be transmitted over the Y3 output. The system designer needs to verify which format is expected by checking the LCD display data sheet.

- Format 1: use with displays expecting the 2 MSB to be transmitted over the 4th data channel Y3. This is the dominant data format in today's LCD panels
- Format 2: use with displays expecting the 2 LSB to be transmitted over the 4th data channel.


Note B. **Rpullup**: install only to use rising edge triggered clocking.

Rpulldown: install only to use falling edge triggered clocking.

- C1: decoupling cap for the VDDIO supply; install at least 1 × 0.1μF and 1 × 0.01μF
- C2: decoupling cap for the VDD supply; install at least 1 × 0.1μF and 1 × 0.01μF.

Figure 14. 24-Bit Color Host to 24-bit LCD Panel Application






Note A. Leave output Y3 NC.

Note B.Rpullup: install only to use rising edge triggered clocking. Rpulldown: install only to use falling edge triggered clocking.

- C1: decoupling cap for the VDDIO supply; install at least 1 \times 0.1 μ F and 1 \times 0.01 μ F.
- C2: decoupling cap for the VDD supply; install at least 1 × $0.1\mu F$ and 1 × $0.01\mu F$.

Figure 15. 18-Bit Color Host to 18-Bit Color LCD Panel Display Application





Note A. Leave output Y3 N.C.

Note B. **R3**, **G3**, **B3**: this MSB of each color also connects to the 5th bit of each color for increased dynamic range of the entire color space at the expense of none-linear step sizes between each step. For linear steps with less dynamic range, connect D1, D8, and D18 to GND.

R2, G2, B2: these outputs also connects to the LSB of each color for increased, dynamic range of the entire color space at the expense of none-linear step sizes between each step. For linear steps with less dynamic range, connect D0, D7, and D15 to VCC.


Note C.Rpullup: install only to use rising edge triggered clocking.

Rpulldown: install only to use falling edge triggered clocking.

- C1: decoupling cap for the VDDIO supply; install at least 1 × 0.1μF and 1 × 0.01μF.
- C2: decoupling cap for the VDD supply; install at least 1 × 0.1 μ F and 1 × 0.01 μ F.

Figure 16. 12-Bit Color Host to 18-Bit Color LCD Panel Display Application





Note A. Leave output Y3 NC.

Note B. R0, R1, G0, G1, B0, B1: For improved image quality, the GPU should dither the 24-bit output pixel down to18-bit per pixel.

NoteC.Rpullup: install only to use rising edge triggered clocking.

Rpulldown: install only to use falling edge triggered clocking.

- C1: decoupling cap for the VDDIO supply; install at least 1 \times 0.1 μ F and 1 \times 0.01 μ F.
- C2: decoupling cap for the VDD supply; install at least $1 \times 0.1 \mu F$ and $1 \times 0.01 \mu F$.

Figure 17. 24-Bit Color Host to 18-Bit Color LCD Panel Display Application



Typical Application Schematic

Figure 18 represents the schematic drawing of the SN75LVDS83A evaluation module.




Figure 18. Schematic Example (SN75LVDS83A Evaluation Board)



REVISION HISTORY

C	hanges from Original (June 2009) to Revision A	Page
•	Changed Description text From: Alternative device option: The SN75LVDS83A is an alternative To: Alternative device option: The SN75LVDS83B is an alternative	2
<u>.</u>	Changed Figure 13 - TYPICAL PRBS OUTPUT SIGNAL OVER ONE CLOCK PERIOD	13
C	hanges from Revision A (June 2009) to Revision B	Page
•	Changed the data sheet From Product Preview To Production.	1
C	hanges from Revision B (July 2009) to Revision C	Page
•	Deleted sentence in the Pin Functions table for entry D0 - D27 - "supports 1.8V to 3.3V input voltage selectable by VDD supply."	5
C	hanges from Revision C (JAugust 2009) to Revision D	Page
•	Changed Figure 14: From G7(LSB) To G7(MSB)	15



PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
SN75LVDS83ADGG	ACTIVE	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-10 to 70	LVDS83A	Samples
SN75LVDS83ADGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-10 to 70	LVDS83A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LVDS83ADGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

www.ti.com 24-Jul-2013



*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN75LVDS83ADGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0	

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com