# **Power MOSFET**

Complementary, 20 V, +5.5 A /-4.2 A, **ChipFET**<sup>™</sup>

### Features

- Complementary N-Channel and P-Channel MOSFET
- Small Size, 40% Smaller than TSOP-6 Package
- Leadless SMD Package Provides Great Thermal Characteristics
- Leading Edge Trench Technology for Low On Resistance
- Reduced Gate Charge to Improve Switching Response
- This is a Pb–Free Device

### Applications

- DC–DC Conversion Circuits
- Load/Power Switching
- Single or Dual Cell Li–Ion Battery Supplied Devices

• Ideal for Power Management Applications in Portable, Battery Powered Products

MAXIMUM RATINGS (7	<b>MAXIMUM RATINGS</b> ( $T_J = 25^{\circ}C$ unless otherwise noted)									
Parame	Symbol	Value	Unit							
Drain-to-Source Voltage	Source Voltage				V					
Gate-to-Source Voltage	1	N–Ch	V <sub>GS</sub>	±8.0	V					
	F	P–Ch		±8.0						
N–Channel Continuous Drain	Steady State	$T_A = 25^{\circ}C$	۱ <sub>D</sub>	4.0	А					
Current (Note 1)	Slale	$T_A = 85^{\circ}C$		2.9						
	t ≤ 5 s	$T_A = 25^{\circ}C$		5.5						
P-Channel	Steady State	$T_A = 25^{\circ}C$	Ι <sub>D</sub>	3.1	А					
Continuous Drain Current (Note 1)		$T_A = 85^{\circ}C$		2.2						
	t ≤ 5 s	$T_A = 25^{\circ}C$		4.2						
Power Dissipation (Note 1)	Steady State	$T_A = 25^{\circ}C$	P <sub>D</sub>	1.1	W					
	t ≤ 5 s			2.1						
Gate-to-Source ESD Rati (Human Body Model, M		)15)	ESD	100	V					

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. Surface-mounted on FR4 board using 1 in sq pad size
  - (Cu. area = 1.127 in sq [1 oz] including traces).



### **ON Semiconductor®**

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX (Note 1)
	29 mΩ @ 4.5 V	
N–Channel 20 V	37 mΩ @ 2.5 V	5.5 A
	48 mΩ @ 1.8 V	
	64 mΩ @ 4.5 V	
P–Channel –20 V	83 mΩ @ 2.5 V	-4.2 A
	105 mΩ @ 1.8 V	



**N-Channel MOSFET** 


**P-Channel MOSFET** 





STYLE 2

MARKING **PIN CONNECTIONS** DIAGRAM



### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

#### MAXIMUM RATINGS (continued) (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
N-Channel	Steady	$T_A = 25^{\circ}C$	Ι <sub>D</sub>	3.0	А
Continuous Drain Current (Note 3)	State	T <sub>A</sub> = 85°C		2.2	
P-Channel S		T <sub>A</sub> = 25°C	I <sub>D</sub>	2.3	А
Continuous Drain Current (Note 3)	State	T <sub>A</sub> = 85°C		1.7	
Power Dissipation (Note 3)	•	T <sub>A</sub> = 25°C	PD	0.6	W
Pulsed Drain Current	N–Ch	tp = 10 μs	I <sub>DM</sub>	16	А
	P–Ch			12.6	
Operating Junction and Storage Temperature	•		T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C
Source Current (Body Diode)	۱ <sub>S</sub>	1.7	А		
Lead Temperature for Soldering Purposes (1/8" from case for 10	seconds)		ΤL	260	°C

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 2)	$R_{\thetaJA}$	110	°C/W
Junction-to-Ambient – t $\leq$ 5 s (Note 2)		60	
Junction-to-Ambient - Steady State (Note 3)		195	

### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS								
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	Ν	N 0.V	I <sub>D</sub> = 250 μA	20			V
(Note 4)		$V_{GS} = 0 V$ $I_D$	I <sub>D</sub> = -250 μA	-20				
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub> /T <sub>J</sub>	Ν				20.2		mV/°C
Temperature Coefficient		Р				16.2		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	Ν	$V_{GS} = 0 V, V_{DS} = 16 V$	T 25 °C			1.0	μΑ
		Р	$V_{GS} = 0 V, V_{DS} = -16 V$	T <sub>J</sub> = 25 °C			-1.0	
		Ν	$V_{GS} = 0 V, V_{DS} = 16 V$	T 05 00			5.0	
		Р	$V_{GS} = 0 V, V_{DS} = -16 V$	T <sub>J</sub> = 85 °C			-5.0	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	Ν	$V_{DS} = 0 V, V_{GS} =$	±8.0 V			±100	nA
		Р	$V_{DS} = 0 V, V_{GS} =$	= ±8.0 V			±100	1

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).
Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = TBD in sq).
Switching characteristics are independent of operating junction temperatures.

### **ELECTRICAL CHARACTERISTICS (continued)** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions		Min	Тур	Max	Unit
ON CHARACTERISTICS (Note 5)								
Gate Threshold Voltage	V <sub>GS(TH)</sub>	Ν		I <sub>D</sub> = 250 μA	0.4		1.2	V
		Р	$V_{GS} = V_{DS}$	I <sub>D</sub> = -250 μA	-0.4		-1.2	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	Ν	$V_{GS}$ = 4.5 V , I <sub>D</sub> =	$V_{GS} = 4.5 \text{ V}$ , $I_D = 4.4 \text{ A}$ $V_{GS} = -4.5 \text{ V}$ , $I_D = -3.2 \text{ A}$		29	45	mΩ
		Р	$V_{GS}$ = -4.5 V , I <sub>D</sub> =			64	80	
		Ν	$V_{GS}$ = 2.5 V , I <sub>D</sub> =	$V_{GS}$ = 2.5 V , $I_D$ = 4.1 A		37	50	
		Р	$V_{GS}$ = -2.5 V, I <sub>D</sub> =	$V_{GS} = -2.5 \text{ V}, \text{ I}_{D} = -2.5 \text{ A}$		83	110	
		Ν	$V_{GS}$ = 1.8 V , I <sub>D</sub> =	$V_{GS} = 1.8 \text{ V}$ , $I_{D} = 1.9 \text{ A}$		48	70	
		Р	$V_{GS} = -1.8 \text{ V}, \text{ I}_{D} =$	-0.6 A		105	150	
Forward Transconductance	9fs	Ν	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 4.4 A			7.7		S
		Р	$V_{DS} = -10 \text{ V}$ , $I_D =$	= –3.2 A		5.9		

### CHARGES, CAPACITANCES AND GATE RESISTANCE

Input Capacitance	C <sub>ISS</sub>	Ν		V <sub>DS</sub> = 10 V	510		pF
		Р		V <sub>DS</sub> = -10 V	650		
Output Capacitance	C <sub>OSS</sub>	Ν		V <sub>DS</sub> = 10 V	100		
		Р	f = 1.0 MHz, V <sub>GS</sub> = 0 V	V <sub>DS</sub> = -10 V	100		
Reverse Transfer Capacitance	C <sub>RSS</sub>	Ν		V <sub>DS</sub> = 10 V	50		
		Р		V <sub>DS</sub> = -10 V	50		
Total Gate Charge	Q <sub>G(TOT)</sub>	Ν	$V_{GS} = 4.5 \text{ V}, V_{DS} = 10 \text{ V}, I_{D} = 4.4 \text{ A}$		5.8	7.9	nC
		Р	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10$	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V}, I_D = -3.2 \text{ A}$		8.9	
Threshold Gate Charge	Q <sub>G(TH)</sub>	Ν	$V_{GS} = 4.5 \text{ V}, V_{DS} = 10^{-1}$	$V_{GS}$ = 4.5 V, $V_{DS}$ = 10 V, $I_{D}$ = 4.4 A			
		Р	$V_{GS}$ = -4.5 V, $V_{DS}$ = -10 V, $I_{D}$ = -3.2 A		0.98		
Gate-to-Source Charge	Q <sub>GS</sub>	Ν	$V_{GS}$ = 4.5 V, $V_{DS}$ = 10 V, $I_{D}$ = 4.4 A		1.2		
		Р	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10$	V, $I_{D} = -3.2 \text{ A}$	1.4		
Gate-to-Drain Charge	$Q_{GD}$	Ν	$V_{GS} = 4.5 \text{ V}, \text{ V}_{DS} = 10^{-1}$	V, I <sub>D</sub> = 4.4 A	1.56		1
		Р	$V_{GS} = -4.5 \text{ V}, \text{ V}_{DS} = -10$	V, I <sub>D</sub> = -3.2 A	1.64		1

### SWITCHING CHARACTERISTICS (Note 6)

Turn-On Delay Time	t <sub>d(ON)</sub>			7.2	ns
Rise Time	t <sub>r</sub>	N	$\begin{array}{l} V_{GS} = 4.5 V,  V_{DD} = 10 V, \\ I_{D} = 4.4 A,  R_{G} = 2.5 \Omega \end{array}$	15.9	
Turn–Off Delay Time	t <sub>d(OFF)</sub>			$I_{\rm D}$ = 4.4 A, $R_{\rm G}$ = 2.5 $\Omega$	15.7
Fall Time	t <sub>f</sub>			4.6	
Turn-On Delay Time	t <sub>d(ON)</sub>			6.4	
Rise Time	t <sub>r</sub>	Р	$V_{GS} = -4.5 \text{ V}, V_{DD} = -10 \text{ V},$	16.9	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		$\begin{array}{l} V_{\mathrm{GS}}=-4.5 \;V, \; V_{\mathrm{DD}}=-10 \;V, \\ I_{\mathrm{D}}=-3.2 \;A, \; R_{\mathrm{G}}=2.5 \;\Omega \end{array}$	16.4	
Fall Time	t <sub>f</sub>			15.0	


5. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

### **ELECTRICAL CHARACTERISTICS (continued)** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions		Min	Тур	Max	Unit			
DRAIN-SOURCE DIODE CHARACTERISTICS											
Forward Diode Voltage	V <sub>SD</sub>	Ν		I <sub>S</sub> = 1.7 A		0.68	1.2	V			
		Р	$V_{GS}$ = 0 V, T <sub>J</sub> = 25 °C	I <sub>S</sub> = –1.7 A		-0.7	-1.2				
Reverse Recovery Time	t <sub>RR</sub>	Ν		I <sub>S</sub> = 1.7 A		13.5		ns			
		Р		I <sub>S</sub> = –1.7 A		12.6					
Charge Time	ta	Ν		I <sub>S</sub> = 1.7 A		8.6					
		Р	V <sub>GS</sub> = 0 V,	I <sub>S</sub> = –1.7 A		8.4					
Discharge Time	t <sub>b</sub>	Ν	V <sub>GS</sub> = 0 V, dI <sub>S</sub> / dt = 100 A/µs	I <sub>S</sub> = 1.7 A		4.9					
		Р		I <sub>S</sub> = –1.7 A		4.2					
Reverse Recovery Charge	Q <sub>RR</sub>	Ν		I <sub>S</sub> = 1.7 A		7.0		nC			
		Р		I <sub>S</sub> = –1.7 A		6.0					


#### **TYPICAL N-CHANNEL PERFORMANCE CURVES**

(T<sub>J</sub> = 25°C unless otherwise noted)



#### **TYPICAL N-CHANNEL PERFORMANCE CURVES**

(T<sub>J</sub> =  $25^{\circ}C$  unless otherwise noted)



Drain-to-Source Voltage vs. Total Charge




Figure 8. Diode Forward Voltage vs. Current




Figure 10. Resistive Switching Time Variation vs. Gate Resistance

V<sub>DS</sub> = 10 V

100

I<sub>D</sub> = 4.4 A V<sub>GS</sub> = 4.5 V





Figure 11. Capacitance Variation

### **TYPICAL P-CHANNEL PERFORMANCE CURVES**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 



### **TYPICAL P-CHANNEL PERFORMANCE CURVES**

(T<sub>J</sub> =  $25^{\circ}C$  unless otherwise noted)




Figure 18. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge





Figure 19. Diode Forward Voltage vs. Current






Figure 22. Capacitance Variation




Figure 23. Thermal Response


#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTHD3102CT1G	ChipFET (Pb–Free)	3000 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

### PACKAGE DIMENSIONS

#### **ChipFET**<sup>™</sup> CASE 1206A-03 ISSUE G




- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. 4. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL MEDITAL DIVIDUAL DIVIDUAL OF EXCEEPT AND HORIZONTAL
- AND VERTICAL SHALL NOT EXCEED 0.08 MM. 5. DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.

NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE. 6.

DIM			MILLIMETERS			
	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.00	1.05	1.10	0.039	0.041	0.043
b	0.25	0.30	0.35	0.010	0.012	0.014
С	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
E	1.55	1.65	1.70	0.061	0.065	0.067
е		0.65 BSC			0.025 BSC	;
e1		0.55 BSC			0.022 BSC	;
L	0.28	0.35	0.42	0.011	0.014	0.017
HE	1.80	1.90	2.00	0.071	0.075	0.079
θ		5° NOM		5° NOM		

#### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### ChipFET is a trademark of Vishay Siliconix.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use payes that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NTHD3102C/D



# Authorized Distribution Brand :



## Website :

Welcome to visit www.ameya360.com

# Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
  - Direct +86 (21) 6401-6692
  - Email amall@ameya360.com
  - QQ 800077892
  - Skype ameyasales1 ameyasales2

## > Customer Service :

Email service@ameya360.com

# > Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com