

FDS89161LZ Dual N-Channel PowerTrench[®] MOSFET 100 V, 2.7 A, 105 mΩ

Features

- Max $r_{DS(on)}$ = 105 m Ω at V_{GS} = 10 V, I_D = 2.7 A
- Max $r_{DS(on)}$ = 160 m Ω at V_{GS} = 4.5 V, I_D = 2.1 A
- High performance trench technology for extremely low r_{DS(on)}
- High power and current handling capability in a widely used surface mount package
- CDM ESD protection level > 2KV typical (Note 4)
- 100% UIL Tested
- RoHS Compliant




General Description

This N-Channel logic Level MOSFETs are produced using Fairchild Semiconductor's advanced Power Trench[®] process that has been special tailored to minimize the on-state resisitance and yet maintain superior switching performance. G-S zener has been added to enhance ESD voltage level.

Application

DC-DC conversion



MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V _{DS}	Drain to Source Voltage			100	V	
V _{GS}	Gate to Source Voltage			±20	V	
	Drain Current -Continuous			2.7	^	
I _D	-Pulsed				Α	
E _{AS}	Single Pulse Avalanche Energy (Note 3)		(Note 3)	13	mJ	
Р	Power Dissipation	T _C = 25 °C		31	W	
P _D	Power Dissipation $T_A = 25 \text{ °C}$ (Note1a)		(Note1a)	1.6	vv	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C		
Thermal Ch	naracteristics					
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case		(Note 1)	4.0	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)		(Note 1a)	78	C/W	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDS89161LZ	FDS89161LZ	SO-8	13 "	12 mm	2500 units


June 2011

Symbol	Parameter Test Conditions		Min	Тур	Max	Units	
Off Chara	cteristics						
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V	100			V	
ΔBV_{DSS} ΔT_J	Breakdown Voltage Temperature Coefficient $I_D = 250 \ \mu A$, referenced to 25 °C			68		mV/°C	
I _{DSS}	Zero Gate Voltage Drain Current $V_{DS} = 80 V, V_{GS} = 0 V$				1	μA	
I _{GSS}	Gate to Source Leakage Current	ate to Source Leakage Current $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μA	
On Chara	cteristics						
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \ \mu A$	1	1.7	2.2	V	
$\Delta V_{GS(th)}$ ΔT_J	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		-6		mV/°C	
		V _{GS} = 10 V, I _D = 2.7 A		81	105		
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 4.5 V, I _D = 2.1 A		110	160	mΩ	
· · /		V _{GS} = 10 V, I _D = 2.7 A, T _J = 125 °C		140	182		
		$V_{GS} = 10^{-1}$, $10^{-2.1}$, 11^{-120}		110	102		
9 _{FS}	Forward Transconductance	$V_{DS} = 10 \text{ V}, \text{ I}_D = 2.7 \text{ A}$ $V_{DS} = 10 \text{ V}, \text{ I}_D = 2.7 \text{ A}$		7.8	102	S	
Dynamic	Characteristics	V _{DS} = 10 V, I _D = 2.7 A		-	302	S	
Dynamic C _{iss}		$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 2.7 \text{ A}$ - $V_{DS} = 50 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$		7.8			
Dynamic C _{iss} C _{oss}	Characteristics Input Capacitance	V _{DS} = 10 V, I _D = 2.7 A		7.8	302	pF	
Dynamic C _{iss} C _{oss} C _{rss}	Characteristics Input Capacitance Output Capacitance	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 2.7 \text{ A}$ - $V_{DS} = 50 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$		7.8 227 44	302 58	pF pF	
Dynamic C _{iss} C _{oss} C _{rss} R _g	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 2.7 \text{ A}$ - $V_{DS} = 50 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$		7.8 227 44 3	302 58	pF pF pF	
Dynamic C_{iss} C_{oss} C_{rss} R_g Switching	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 2.7 \text{ A}$ - $V_{DS} = 50 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$		7.8 227 44 3	302 58	pF pF pF	
Dynamic C _{iss} C _{oss} C _{rss} R _g	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 2.7 \text{ A}$ $V_{DS} = 50 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ f = 1 MHz		7.8 227 44 3 0.9	302 58 4	pF pF pF Ω	
Dynamic C _{iss} C _{oss} C _{rss} R _g Switching	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 2.7 \text{ A}$ - $V_{DS} = 50 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$		7.8 227 44 3 0.9 3.8	302 58 4 10	pF pF pF Ω	
Dynamic C_{iss} C_{oss} C_{rss} R_g Switching $t_{d(on)}$ t_r	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 2.7 \text{ A}$ $V_{DS} = 50 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ f = 1 MHz $V_{DD} = 50 \text{ V}, \text{ I}_{D} = 2.7 \text{ A},$		7.8 227 44 3 0.9 3.8 1.2	302 58 4 10 10	pF pF pF Ω ns	
Dynamic C_{iss} C_{oss} C_{rss} R_g Switching $t_{d(on)}$ t_r $t_{d(off)}$ t_f	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 2.7 \text{ A}$ $V_{DS} = 50 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ f = 1 MHz $V_{DD} = 50 \text{ V}, \text{ I}_{D} = 2.7 \text{ A},$		7.8 227 44 3 0.9 3.8 1.2 9.5	302 58 4 10 10 17	pF pF Ω ns ns	
Dynamic C_{iss} C_{css} C_{rss} R_g Switching $t_{d(on)}$ t_r $t_{d(off)}$ t_f $Q_{g(TOT)}$	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 2.7 \text{ A}$ $V_{DS} = 50 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ $f = 1 \text{ MHz}$ $V_{DD} = 50 \text{ V}, \text{ I}_{D} = 2.7 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		7.8 227 44 3 0.9 3.8 1.2 9.5 1.6	302 58 4 10 10 17 10	pF pF Ω ns ns ns ns	
Dynamic C_{iss} C_{oss} C_{rss} R_g Switching $t_{d(on)}$ t_r $t_{d(off)}$	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 2.7 \text{ A}$ $V_{DS} = 50 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ $f = 1 \text{ MHz}$ $V_{DD} = 50 \text{ V}, \text{ I}_{D} = 2.7 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$		7.8 227 44 3 0.9 3.8 1.2 9.5 1.6 3.8	302 58 4 10 10 10 17 10 5.3	pF pF pF Ω ns ns ns ns ns	


	Source to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = 2.7 A$ (Note	e 2)	0.8	1.3	V
V _{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = 2 A$ (Note	e 2)	0.8	1.2	v
t _{rr} Reverse Recovery Time		I _F = 2.7 A, di/dt = 100 A/μs		31	56	ns
Q _{rr}	Reverse Recovery Charge	$F = 2.7 A, avat = 100 A/\mu S$		20	36	nC

NOTES:

1. R_{0,JA} is determined with the device mounted on a 1in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{0,JC} is guaranteed by design while R_{0CA} is determined by the user's board design.










b) 135°C/W when mounted on a minimun pad

Pulse Test: Pulse Width < 300μs, Duty cycle < 2.0%.
 Starting TJ = 25 °C, L = 0.3 mH, IAS =25 A, VDD = 27 V, VGS = 10V.
 The diode connected between gate and source serves only as protection against ESD. No gate overvoltage rating is implied.




©2011 Fairchild Semiconductor Corporation FDS89161LZ Rev. C4





5



*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

.**IFE SUPPORT POLICY** AIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which (a) are 1 intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary First Production		Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

6



Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
 - Direct +86 (21) 6401-6692
 - Email amall@ameya360.com
 - QQ 800077892
 - Skype ameyasales1 ameyasales2

> Customer Service :

Email service@ameya360.com

> Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com