

#### Data Sheet

#### September 14, 2010

#### FN7103.9

## 200MHz Rail-to-Rail Amplifiers

The EL8100 and EL8101 represent single rail-to-rail amplifiers with a -3dB bandwidth of 200MHz and slew rate of 200V/ $\mu$ s. Running off a very low 2mA supply current, the EL8100 and EL8101 also feature inputs that go to 0.15V below the V<sub>S</sub>- rail.

The EL8100 includes a fast-acting disable/power-down circuit. With a 25ns disable and a 200ns enable, the EL8100 is ideal for multiplexing applications.

The EL8100 and EL8101 are designed for a number of general purpose video, communication, instrumentation, and industrial applications. The EL8100 is available in 8 Ld SO and 6 Ld SOT-23 packages and the EL8101 is available in a 5 Ld SOT-23 package. All are specified for operation over the -40°C to +85°C temperature range.

## **Ordering Information**

| PART NUMBER<br>(Note 1) | PART<br>MARKING  | PACKAGE                  | PKG.<br>DWG. # |
|-------------------------|------------------|--------------------------|----------------|
| EL8100ISZ               | 8100ISZ          | 8 Ld SOIC<br>(Pb-Free)   | M8.15E         |
| EL8100ISZ-T7*           | 8100ISZ          | 8 Ld SOIC<br>(Pb-Free)   | M8.15E         |
| EL8100ISZ-T13*          | 8100ISZ          | 8 Ld SOIC<br>(Pb-Free)   | M8.15E         |
| EL8100IWZ-T7*           | BASA<br>(Note 2) | 6 Ld SOT-23<br>(Pb-free) | P6.064A        |
| EL8100IWZ-T7A*          | BASA<br>(Note 2) | 6 Ld SOT-23<br>(Pb-free) | P6.064A        |
| EL8101IWZ-T7*           | BATA<br>(Note 2) | 5 Ld SOT-23<br>(Pb-Free) | P5.064A        |
| EL8101IWZ-T7A*          | BATA<br>(Note 2) | 5 Ld SOT-23<br>(Pb-Free) | P5.064A        |

\*Please refer to TB347 for details on reel specifications. NOTES:

 These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

2. The part marking is located on the bottom of the part.


#### Features


- · 200MHz -3dB bandwidth
- 200V/µs slew rate
- Low supply current = 2mA
- Supplies from 3V to 5.0V
- Rail-to-rail output
- Input to 0.15V below V<sub>S</sub>-
- Fast 25ns disable (EL8100 only)
- Low cost
- Pb-Free (RoHS compliant)


#### Applications

- Video amplifiers
- · Portable/hand-held products
- · Communications devices


#### Pinouts











#### Absolute Maximum Ratings (T<sub>A</sub> = +25°C)

| Supply Voltage from V <sub>S</sub> + to V <sub>S</sub> | 5.5V  |
|--|---|
| Input Voltage  | . V <sub>S</sub> + +0.3V to V <sub>S</sub> 0.3V |
| Differential Input Voltage                             |   |
| Continuous Output Current                              |   |
| ESD Tolerance  |   |
| Human Body Model                                       | 3kV   |
| Machine Model  |   |

#### **Thermal Information**

| Power Dissipation                            | See Curves     |
|--|----------------|
| Storage Temperature                          | 65°C to +125°C |
| Ambient Operating Temperature                | 40°C to +85°C  |
| Operating Junction Temperature               | +125°C         |
| Pb-Free Reflow Profile.                      | see link below |
| http://www.intersil.com/pbfree/Pb-FreeReflov | v.asp          |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

#### $\label{eq:constraint} \textbf{Electrical Specifications} \quad \textit{V}_{S}\textit{+} = 5\textit{V}, \textit{V}_{S}\textit{-} = \textit{GND}, \textit{T}_{A} = +25^{\circ}\textit{C}, \textit{V}_{CM} = 2.5\textit{V}, \textit{R}_{L} \text{ to } 2.5\textit{V}, \textit{A}_{V} = 1, \textit{Unless Otherwise Specified}.$

| PARAMETER                                     | DESCRIPTION                                   | CONDITIONS   | MIN<br>(Note 3)     | ТҮР  | MAX<br>(Note 3)       | UNIT  |
|---|---|--|---------------------|------|-----------------------|-------|
| INPUT CHARA                                   | CTERISTICS                                    |  |                     |      |                       |       |
| V <sub>OS</sub>                               | Offset Voltage                                |  | -6                  | -0.8 | +6                    | mV    |
| TCV <sub>OS</sub>                             | Offset Voltage Temperature Coefficient        | Measured from T <sub>MIN</sub> to T <sub>MAX</sub>               |                     | 3    |                       | µV/°C |
| IB  | Input Bias Current                            | V <sub>IN</sub> = 0V   | -2.1                | -1.5 |                       | μA    |
| I <sub>OS</sub>                               | Input Offset Current                          | V <sub>IN</sub> = 0V   |                     | 0.2  | 0.55                  | μA    |
| TCI <sub>OS</sub>                             | Input Bias Current Temperature<br>Coefficient | Measured from $T_{MIN}$ to $T_{MAX}$                             |                     | 2    |                       | nA/°C |
| CMRR  | Common Mode Rejection Ratio                   | V <sub>CM</sub> = -0.15V to +3.5V                                | 70                  | 90   |                       | dB    |
| CMIR  | Common Mode Input Range                       |  | V <sub>S</sub> 0.15 |      | V <sub>S</sub> + -1.5 | V     |
| R <sub>IN</sub>                               | Input Resistance                              | Common Mode  |                     | 16   |                       | MΩ    |
| C <sub>IN</sub>                               | Input Capacitance                             |  |                     | 0.5  |                       | pF    |
| A <sub>VOL</sub>                              | Open Loop Gain                                | $V_{OUT}$ = +1.5V to +3.5V, R <sub>L</sub> = 1k $\Omega$ to GND  | 75                  | 90   |                       | dB    |
|   |   | $V_{OUT}$ = +1.5V to +3.5V, R <sub>L</sub> = 150 $\Omega$ to GND |                     | 80   |                       | dB    |
| OUTPUT CHA                                    | RACTERISTICS                                  |  |                     |      |                       |       |
| R <sub>OUT</sub>                              | Output Resistance                             | A <sub>V</sub> = +1  |                     | 30   |                       | mΩ    |
| V <sub>OP</sub> Positive Output Voltage Swing | Positive Output Voltage Swing                 | $R_L = 1k\Omega$   | 4.85                | 4.9  |                       | V     |
|   | R <sub>L</sub> = 150Ω                         | 4.6  | 4.7                 |      | V                     |       |
| V <sub>ON</sub> Nega                          | Negative Output Voltage Swing                 | R <sub>L</sub> = 150Ω  |                     | 100  | 150                   | mV    |
|   |   | $R_L = 1k\Omega$   |                     | 35   | 50                    | mV    |
| I <sub>OUT</sub>                              | Linear Output Current                         |  |                     | 65   |                       | mA    |
| $I_{SC}$ (source)                             | Short Circuit Current                         | R <sub>L</sub> = 10Ω   | 60                  | 70   |                       | mA    |
| I <sub>SC</sub> (sink)                        | Short Circuit Current                         | R <sub>L</sub> = 10Ω   | 120                 | 140  |                       | mA    |
| POWER SUPP                                    | LY  |  |                     |      |                       |       |
| PSRR  | Power Supply Rejection Ratio                  | V <sub>S</sub> + = 4.5V to 5.5V                                  | 75                  | 100  |                       | dB    |
| I <sub>S-ON</sub>                             | Supply Current - Enabled                      |  |                     | 2    | 2.4                   | mA    |
| I <sub>S-OFF</sub>                            | Supply Current - Disabled                     |  |                     | 30   |                       | μA    |
| ENABLE (EL8                                   | 100 ONLY)                                     |  |                     |      |                       |       |
| t <sub>EN</sub>                               | Enable Time                                   |  |                     | 200  |                       | ns    |
| t <sub>DS</sub>                               | Disable Time                                  |  |                     | 25   |                       | ns    |

| PARAMETER           | DESCRIPTION                      | CONDITIONS   | MIN<br>(Note 3) | ТҮР   | MAX<br>(Note 3) | UNIT   |
|---------------------|----------------------------------|--|-----------------|-------|-----------------|--------|
| V <sub>IH-ENB</sub> | ENABLE Pin Voltage for Power-up  |  |                 | 0.8   |                 | V      |
| V <sub>IL-ENB</sub> | ENABLE Pin Voltage for Shut-down |  |                 | 2     |                 | V      |
| I <sub>IH-ENB</sub> | ENABLE Pin Input Current High    |  |                 | 8.6   |                 | μA     |
| I <sub>IL-ENB</sub> | ENABLE Pin Input for Current Low |  |                 | 0.01  |                 | μA     |
| AC PERFORM          | ANCE                             |  |                 |       |                 |        |
| BW                  | -3dB Bandwidth                   | A <sub>V</sub> = +1, R <sub>F</sub> = 0Ω, C <sub>L</sub> = 5pF   |                 | 200   |                 | MHz    |
|                     |                                  | $A_V$ = -1, R <sub>F</sub> = 1kΩ, C <sub>L</sub> = 5pF           |                 | 90    |                 | MHz    |
|                     |                                  | $A_V = +2, R_F = 1k\Omega, C_L = 5pF$                            |                 | 90    |                 | MHz    |
|                     |                                  | A <sub>V</sub> = +10, R <sub>F</sub> = 1kΩ, C <sub>L</sub> = 5pF |                 | 10    |                 | MHz    |
| BW                  | ±0.1dB Bandwidth                 | A <sub>V</sub> = +1, R <sub>F</sub> = 0Ω, C <sub>L</sub> = 5pF   |                 | 20    |                 | MHz    |
| Peak                | Peaking                          | $A_V = +1, R_F = 1k\Omega, C_L = 5pF$                            |                 | 1     |                 | dB     |
| GBWP                | Gain Bandwidth Product           |  |                 | 100   |                 | MHz    |
| PM                  | Phase Margin                     | $R_L = 1k\Omega$ , $C_L = 5pF$                                   |                 | 55    |                 | 0      |
| SR                  | Slew Rate                        | $A_V$ = 2, $R_L$ = 100 $\Omega$ , $V_{OUT}$ = 0.5V to 4.5V       | 160             | 200   |                 | V/µs   |
| t <sub>R</sub>      | Rise Time                        | 2.5V <sub>STEP</sub> , 20% to 80%                                |                 | 8     |                 | ns     |
| t <sub>F</sub>      | Fall Time                        | 2.5V <sub>STEP</sub> , 20% to 80%                                |                 | 7     |                 | ns     |
| OS                  | Overshoot                        | 200mV step   |                 | 10    |                 | %      |
| t <sub>PD</sub>     | Propagation Delay                | 200mV step   |                 | 2     |                 | ns     |
| ts                  | 0.1% Settling Time               | 200mV step   |                 | 20    |                 | ns     |
| dG                  | Differential Gain                | $A_V = +2, R_F = 1k\Omega, R_L = 150\Omega$                      |                 | 0.035 |                 | %      |
| dP                  | Differential Phase               | $A_V = +2, R_F = 1k\Omega, R_L = 150\Omega$                      |                 | 0.05  |                 | ٥      |
| e <sub>N</sub>      | Input Noise Voltage              | f = 10kHz  |                 | 10    |                 | nV/√Hz |
| i <sub>N</sub> +    | Positive Input Noise Current     | f = 10kHz  |                 | 1     |                 | pA/√Hz |
| i <sub>N</sub> -    | Negative Input Noise Current     | f = 10kHz  |                 | 0.8   |                 | pA/√Hz |

### **Electrical Specifications** $V_S$ + = 5V, $V_S$ - = GND, $T_A$ = +25°C, $V_{CM}$ = 2.5V, $R_L$ to 2.5V, $A_V$ = 1, Unless Otherwise Specified. (Continued)


NOTE:

3. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

### **Pin Descriptions**

| PIN NUMBER              |                           |                          |          |                          |
|-------------------------|---------------------------|--------------------------|----------|--------------------------|
| EL8100IS<br>(8 Ld SOIC) | EL8100IW<br>(6 Ld SO- 23) | EL8101IW<br>5 Ld SOT-23) | PIN NAME | DESCRIPTION              |
| 1, 5                    |                           |                          | NC       | Not connected            |
| 2                       | 4                         | 4                        | IN-      | Inverting input          |
| 3                       | 3                         | 3                        | IN+      | Non-inverting input      |
| 4                       | 2                         | 2                        | VS-      | Negative power supply    |
| 6                       | 1                         | 1                        | OUT      | Amplifier output         |
| 7                       | 6                         | 5                        | VS+      | Positive power supply    |
| 8                       | 5                         |                          | ENABLE   | Enable and disable input |

#### Simplified Schematic Diagram



#### **Typical Performance Curves**





FIGURE 1. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGE LEVELS









FIGURE 2. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS RLOAD








FIGURE 5. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS CL




FIGURE 7. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS  $\mathsf{R}_{\mathsf{F}}$  AND  $\mathsf{R}_{\mathsf{G}}$ 




FIGURE 9. COMMON-MODE REJECTION RATIO vs FREQUENCY




FIGURE 6. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS CL





FIGURE 8. OPEN LOOP GAIN AND PHASE vs FREQUENCY








FIGURE 11. OUTPUT IMPEDANCE vs FREQUENCY




FIGURE 13. POWER SUPPLY REJECTION RATIO vs FREQUENCY




FIGURE 15. DISABLED OUTPUT ISOLATION FREQUENCY RESPONSE




FIGURE 12. SMALL SIGNAL PEAKING vs SUPPLY VOLTAGE








FIGURE 14. HARMONIC DISTORTION vs OUTPUT VOLTAGE
















FIGURE 19. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 21. SMALL SIGNAL TRANSIENT RESPONSE

 $V_{S} = 5V, A_{V} = 5, R_{L} = 1k\Omega \text{ TO } 2.5V$ 




FIGURE 20. OUTPUT SWING




FIGURE 22. OUTPUT SWING




FIGURE 23. DISABLED RESPONSE




FIGURE 25. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

# Description of Operation and Application Information

#### **Product Description**

The EL8100, EL8101 are wide bandwidth, single supply, low power and rail-to-rail output voltage feedback operational amplifiers. Both amplifiers are internally compensated for closed loop gain of +1 of greater. Connected in voltage follower mode and driving a  $1k\Omega$  load, the EL8100, EL8101 have a -3dB bandwidth of 200MHz. Driving a  $150\Omega$  load, the bandwidth is about 130MHz while maintaining a  $200V/\mu s$  slew rate. The EL8100 is available with a power-down pin to reduce power to  $30\mu A$  typically while the amplifier is disabled.

#### Input, Output and Supply Voltage Range

The EL8100, EL8101 have been designed to operate with a single supply voltage from 3V to 5.0V. Split supplies can also be used as long as their total voltage is within 3V to 5.0V.




FIGURE 24. ENABLED RESPONSE

JEDEC JESD51-3 LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD




FIGURE 26. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

The amplifiers have an input common mode voltage range from 0.15V below the negative supply (VS- pin) to within 1.5V of the positive supply (VS+ pin). If the input signal is outside the above specified range, it will cause the output signal to be distorted.

The output of the EL8100, EL8101 can swing rail-to-rail. As the load resistance becomes lower, the ability to drive close to each rail is reduced. For the load resistor  $1k\Omega$ , the output swing is about 4.9V at a 5V supply. For the load resistor  $150\Omega$ , the output swing is about 4.6V.

#### Choice of Feedback Resistor and Gain Bandwidth Product

For applications that require a gain of +1, no feedback resistor is required. Just short the output pin to the inverting input pin. For gains greater than +1, the feedback resistor forms a pole with the parasitic capacitance at the inverting input. As this pole becomes smaller, the amplifier's phase margin is reduced. This causes ringing in the time domain and peaking in the frequency domain. Therefore, R<sub>F</sub> has some maximum value that should not be exceeded for optimum performance. If a large value of R<sub>F</sub> must be used, a small capacitor in the few Pico farad range in parallel with R<sub>F</sub> can help to reduce the ringing and peaking at the expense of reducing the bandwidth.

As far as the output stage of the amplifier is concerned, the output stage is also a gain stage with the load. R<sub>F</sub> and R<sub>G</sub> appear in parallel with R<sub>L</sub> for gains other than +1. As this combination gets smaller, the bandwidth falls off. Consequently, R<sub>F</sub> also has a minimum value that should not be exceeded for optimum performance. For gain of +1, R<sub>F</sub> = 0 is optimum. For the gains other than +1, optimum response is obtained with R<sub>F</sub> between 300 $\Omega$  to 1k $\Omega$ .

The EL8100, EL8101 have a gain bandwidth product of 100MHz. For gains  $\geq$ 5, its bandwidth can be predicted by Equation 1:

| $Gain \times BW = 100MHz$ | (EQ | . 1 | ) |
|---------------------------|-----|-----|---|
|                           |     |     |   |

#### Video Performance

For good video performance, an amplifier is required to maintain the same output impedance and the same frequency response as DC levels are changed at the output. This is especially difficult when driving a standard video load of  $150\Omega$ , because the change in output current with DC level. Special circuitry has been incorporated in the EL8100, EL8101 to reduce the variation of the output impedance with the current output. This results in dG and dP specifications of 0.03% and 0.05°, while driving  $150\Omega$  at a gain of 2. Driving high impedance loads would give a similar or better dG and dP performance.

#### Driving Capacitive Loads and Cables

The EL8100, EL8101 can drive 15pF loads in parallel with  $1k\Omega$  with less than 5dB of peaking at gain of +1. If less peaking is desired in applications, a small series resistor (usually between  $5\Omega$  to  $50\Omega$ ) can be placed in series with the output to eliminate most peaking. However, this will reduce the gain slightly. If the gain setting is greater than 1, the gain resistor R<sub>G</sub> can then be chosen to make up for any gain loss which may be created by the additional series resistor at the output.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

#### Disable/Power-Down

The EL8100 can be disabled and placed its output in a high impedance state. The turn-off time is about 25ns and the

turn-on time is about 200ns. When disabled, the amplifier's supply current is reduced to  $30\mu$ A typically, thereby effectively eliminating the power consumption. The amplifier's power-down can be controlled by standard TTL or CMOS signal levels at the ENABLE pin. The applied logic signal is relative to V<sub>S</sub>- pin. Letting the ENABLE pin float or applying a signal that is less than 0.8V above V<sub>S</sub>- will enable the amplifier. The amplifier will be disabled when the signal at the ENABLE pin is 2V above V<sub>S</sub>-.

#### **Output Drive Capability**

The EL8100, EL8101 do not have internal short circuit protection circuitry. They have a typical short circuit current of 70mA sourcing and 140mA sinking for the output is connected to half way between the rails with a  $10\Omega$  resistor. If the output is shorted indefinitely, the power dissipation could easily increase such that the part will be destroyed. Maximum reliability is maintained if the output current never exceeds ±40mA. This limit is set by the design of the internal metal interconnections.

#### **Power Dissipation**

With the high output drive capability of the EL8100, EL8101, it is possible to exceed the +125°C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if the load conditions or package types need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to Equation 2:

$$PD_{MAX} = \frac{T_{JMAX} - T_{AMAX}}{\theta_{JA}}$$
(EQ. 2)

Where:

T<sub>JMAX</sub> = Maximum junction temperature

T<sub>AMAX</sub> = Maximum ambient temperature

 $\theta_{JA}$  = Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

For sourcing, Equation 3:

$$PD_{MAX} = V_{S} \times I_{SMAX} + (V_{S} - V_{OUT}) \times \frac{V_{OUT}}{R_{L}}$$
(EQ. 3)

For sinking, Equation 4:

$$PD_{MAX} = V_{S} \times I_{SMAX} + (V_{OUT} - V_{S}) \times I_{LOAD}$$
(EQ. 4)

Where:

V<sub>S</sub> = Total supply voltage

I<sub>SMAX</sub> = Maximum quiescent supply current

- V<sub>OUT</sub> = Maximum output voltage of the application
- R<sub>LOAD</sub> = Load resistance tied to ground

ILOAD = Load current

By setting the two  $PD_{MAX}$  equations equal to each other, we can solve the output current and  $R_{LOAD}$  to avoid the device overheat.

## Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as sort as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the VS- pin is connected to the ground plane, a single 4.7 $\mu$ F tantalum capacitor in parallel with a 0.1 $\mu$ F ceramic capacitor from V<sub>S</sub>+ to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the V<sub>S</sub>- pin becomes the negative supply rail.

For good AC performance, parasitic capacitance should be kept to a minimum. Use of wire-wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

## Typical Applications

#### Video Sync Pulse Remover

Many CMOS analog to digital converters have a parasitic latch up problem when subjected to negative input voltage levels. Since the sync tip contains no useful video information and it is a negative going pulse, we can chop it off. Figure 27 shows a gain of 2 connections for EL8100, EL8101. Figure 28 shows the complete input video signal applied at the input, as well as the output signal with the negative going sync pulse removed.

#### Multiplexer

Besides the normal power-down usage, the ENABLE pin of the EL8100 can be used for multiplexing applications. Figure 29 shows two EL8100s with the outputs tied together, driving a back terminated 75 $\Omega$  video load. A 2V<sub>P-P</sub> 2MHz sine wave is applied to Amp A and a 1V<sub>P-P</sub> 2MHz sine wave is applied to Amp B. Figure 30 shows the ENABLE signal and the resulting output waveform at V<sub>OUT</sub>. Observe the break-before-make operation of the multiplexing. Amp A is on and V<sub>IN1</sub> is passed through to the output when the ENABLE signal is low and turns off in about 25ns when the ENABLE signal is high. About 200ns later, Amp B turns on

and  $V_{\text{IN2}}$  is passed through to the output. The break-before-make operation ensures that more than one amplifier isn't trying to drive the bus at the same time.




FIGURE 27. SYNC PULSE REMOVER




FIGURE 28. VIDEO SIGNAL






FIGURE 29. TWO TO ONE MULTIPLEXER



#### Single Supply Video Line Driver

The EL8100, EL8101 are wideband rail-to-rail output op amplifiers with large output current, excellent dG, dP, and low distortion that allow them to drive video signals in low supply applications. Figure 31 is the single supply non-inverting video line driver configuration and Figure 32 is the inverting video ling driver configuration. The signal is AC-coupled by  $C_1$ .  $R_1$  and  $R_2$  are used to level shift the input and output to provide the largest output swing.  $R_F$  and  $R_G$  set the AC gain.  $C_2$  isolates the virtual ground potential.  $R_T$  and  $R_3$  are the termination resistors for the line.  $C_1$ ,  $C_2$  and  $C_3$  are selected big enough to minimize the droop of the luminance signal.



## FIGURE 31. 5V SINGLE SUPPLY NON INVERTING VIDEO LINE DRIVER




FIGURE 32. 5V SINGLE SUPPLY INVERTING VIDEO LINE DRIVER




FIGURE 33. VIDEO LINE DRIVER FREQUENCY RESPONSE

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com


## **Package Outline Drawing**

#### M8.15E

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 0, 08/09









#### NOTES:

- 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- Unless otherwise specified, tolerance : Decimal ± 0.05
- Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier may be either a mold or mark feature.
- Reference to JEDEC MS-012.


\_\_\_0.10 C

0.63 ±0.23


## **Package Outline Drawing**


#### P5.064A

5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 0, 2/10





TOP VIEW





TYPICAL RECOMMENDED LAND PATTERN








NOTES:

- 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 3. Dimension is exclusive of mold flash, protrusions or gate burrs.
- 4. Foot length is measured at reference to guage plane.
- 5. This dimension is measured at Datum "H".
- 6. Package conforms to JEDEC MO-178AA.


## **Package Outline Drawing**

#### P6.064A


6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 0, 2/10










END VIEW







TYPICAL RECOMMENDED LAND PATTERN



NOTES:

- 1. Dimensions are in millimeters.
- Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 3. Dimension is exclusive of mold flash, protrusions or gate burrs.
- 4. Foot length is measured at reference to guage plane.
- **5.** This dimension is measured at Datum "H".
- 6. Package conforms to JEDEC MO-178AA.



## Authorized Distribution Brand :



## Website :

Welcome to visit www.ameya360.com

## Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
  - Direct +86 (21) 6401-6692
  - Email amall@ameya360.com
  - QQ 800077892
  - Skype ameyasales1 ameyasales2

## > Customer Service :

Email service@ameya360.com

## > Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com