SGLS217B - NOVEMBER 2003 - REVISED JUNE 2006

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -40°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree[†]
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 150 V (TLV2252/52A) and 100 V (TLV2254/54A) Using Machine Model (C = 200 pF, R = 0)

description/ordering information

The TLV2252 and TLV2254 are dual and quadruple low-voltage operational amplifiers from Texas Instruments. Both devices exhibit rail-to-rail output performance for increased dynamic range in single- or split-supply applications. The TLV225x family consumes only 34 μA of supply current per channel. This micropower operation makes them good choices for battery-powered applications. This family is fully characterized at 3 V and 5 V and is optimized for low-voltage applications. The noise performance has been dramatically improved over previous generations of CMOS amplifiers. The TLV225x has a noise level of 19 nV/ $\sqrt{\rm Hz}$ at 1kHz, four times lower than competitive micropower solutions.

The TLV225x, exhibiting high input impedance and low noise, are excellent for small-signal conditioning for high-impedance sources, such as piezoelectric transducers. Because of the micropower dissipation levels combined with 3-V operation, these devices work well in hand-held

- Output Swing Includes Both Supply Rails
- Low Noise . . . 19 nV/ $\sqrt{\text{Hz}}$ Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Fully Specified for Both Single-Supply and Split-Supply Operation
- Very Low Power . . . 34 μA Per Channel (Typ)
- Common-Mode Input Voltage Range Includes Negative Rail
- Low Input Offset Voltage:
 850 μV Max at T_A = 25°C
- Wide Supply Voltage Range: 2.7 V to 16 V
- Macromodel Included

HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT




Figure 1

monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single or split supplies makes this family a great choice when interfacing with analog-to-digital converters (ADCs). For precision applications, the TLV225xA family is available and has a maximum input offset voltage of 850 μ V.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Advanced LinCMOS is a trademark of Texas Instruments.



[†] Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

SGLS217B - NOVEMBER 2003 - REVISED JUNE 2006

description/ordering information (continued)


The TLV2252/2254 also make great upgrades to the TLV2322/2424 in standard designs. They offer increased output dynamic range, lower noise voltage, and lower input offset voltage. This enhanced feature set allows them to be used in a wider range of applications. For applications that require higher output drive and wider input voltage range, see the TLV2432 and TLV2442 devices. If your design requires single amplifiers, please see the TLV2211/21/31 family. These devices are single rail-to-rail operational amplifiers in the SOT-23 package. Small size and low power consumption make them ideal for high density, battery-powered equipment.


ORDERING INFORMATION


TA	V _{IO} max AT 25°C	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	050 1/	SOIC (D)	Tape and reel	TLV2252AQDREP	2252AE
	850 μV	TSSOP (PW) Tape and reel TLV2252AC		TLV2252AQPWREP‡	
	1500 μV	SOIC (D)	Tape and reel	TLV2252QDREP	2252EP
4000 to 40500		TSSOP (PW)	Tape and reel	TLV2252QPWREP‡	
-40°C to 125°C	050\/	SOIC (D)	Tape and reel	TLV2254AQDREP	TLV2254AEP
	850 μV	TSSOP (PW)	Tape and reel	TLV2254AQPWREP [‡]	
	4500\/	SOIC (D)	Tape and reel	TLV2254QDREP	TLV2254EP
	1500 μV	TSSOP (PW)	Tape and reel	TLV2254QPWREP‡	


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Product preview











TLV225x-EP, TLV225xA-EP Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER OPERATIONAL AMPLIFIERS

SGLS217B - NOVEMBER 2003 - REVISED JUNE 2006

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	
Input voltage range, V _I (any input, see Note 1)	
Input current, I _I (each input)	±5 mA
Output current, I _O	±50 mA
Total current into V _{DD+}	±50 mA
Total current out of V _{DD}	±50 mA
Duration of short-circuit current (at or below 25°C) (see Note 3)	Unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 125°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to VDD _.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below V_{DD} = 0.3 V.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D-8	725 mW	5.8 mW/°C	377 mW	145 mW
D-14	950 mW	7.6 mW/°C	494 mW	190 mW
PW-8	525 mW	4.2 mW/°C	273 mW	105 mW
PW-14	700 mW	5.6 mW/°C	364 mW	140 mW

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V _{DD} (see Note 1)	2.7	8	V
Input voltage range, V _I	V_{DD-}	V _{DD+} -1.3	V
Common-mode input voltage, V _{IC}	V_{DD-}	V _{DD+} -1.3	V
Operating free-air temperature, TA	-40	125	°C

NOTE 1: All voltage values, except differential voltages, are with respect to VDD _.



TLV2252 electrical characteristics at specified free-air temperature, $V_{DD} = 3 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	t	T	LV2252	!	TI	LV2252	A	LINUT
	PARAWETER	TEST CON	IDITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage	$V_{DD\pm} = \pm 1.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0,$ $R_S = 50 \Omega$	25°C Full range		200	1500 1750		200	850 1000	μV
αΛΙΟ	Temperature coefficient of input offset voltage	$V_{DD\pm} = \pm 1.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0$, $R_S = 50 \Omega$	25°C to 85°C		0.5			0.5		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 1.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0,$ R _S = 50 Ω	25°C		0.003			0.003		μV/mo
IIO	Input offset current	$V_{DD\pm} = \pm 1.5 \text{ V},$ $V_{O} = 0,$	V _{IC} = 0, R _S = 50 Ω	25°C 125°C		0.5	60 1000		0.5	60 1000	pА
I _{IB}	Input bias current	$V_{DD\pm} = \pm 1.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0,$ $R_S = 50 \Omega$	25°C 125°C		1	60 1000		1	60 1000	pA
V _{ICR}	Common-mode input voltage range	$R_S = 50 \Omega$,	$ V_{IO} \le 5 \text{ mV}$	25°C Full range	0 to 2 0 to 1.7	-0.3 to 2.2		0 to 2 0 to	-0.3 to 2.2		V
VOH	High-level output voltage	$I_{OH} = -20 \mu A$ $I_{OH} = -75 \mu A$		25°C Full range	2.9	2.98		2.9	2.98		٧
		I _{OH} = –150 μA		25°C	2.8			2.8			
		V _{IC} = 1.5 V,	$I_{OL} = 50 \mu A$	25°C		10			10		
VoL	Low-level output voltage	V _{IC} = 1.5 V,	$I_{OL} = 500 \mu\text{A}$	Full range		100	150 165		100	150 165	mV
	output voltage	V _{IC} = 1.5 V,	I _{OL} = 1 mA	25°C Full range		200	300 300		200	300 300	
			+	25°C	100	250		100	250		
AVD	Large-signal differential voltage amplification	$V_{IC} = 1.5 \text{ V},$	$R_L = 100 \text{ k}\Omega^{\ddagger}$	Full range	10			10			V/mV
	voltage amplification	$V_O = 1 \text{ V to 2 V}$	$R_L = 1 M\Omega^{\ddagger}$	25°C		800			800		
r _{i(d)}	Differential input resistance		•	25°C		10 ¹²			10 ¹²		Ω
ri(c)	Common-mode input resistance			25°C		1012			1012		Ω
C _{i(C)}	Common-mode input capacitance	f = 10 kHz		25°C		8			8		pF
z _O	Closed-loop output impedance	f = 25 kHz,	A _V = 10	25°C		220			220		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0 \text{ to } 1.7 \text{ V},$ RS = 50 Ω	V _O = 1.5 V,	25°C Full range	65 60	75		65 60	77		dB
ksvr	Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	$V_{DD} = 2.7 \text{ V to 8}$ $V_{IC} = V_{DD}/2$,	3 V, No load	25°C Full range	80 80	95		80 80	100		dB
I _{DD}	Supply current	V _O = 1.5 V,	No load	25°C Full range		68	125 150		68	125 150	μΑ
		1						l			

[†]Full range is –40°C to 125°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



[‡]Referenced to 1.5 V

TLV225x-EP, TLV225xA-EP Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER OPERATIONAL AMPLIFIERS SGLS217B - NOVEMBER 2003 - REVISED JUNE 2006

TLV2252 operating characteristics at specified free-air temperature, $V_{DD} = 3 \text{ V}$

	DADAMETED	TEGT CONDIT	1010	- +	TI	LV2252		TL	V2252A	١	
	PARAMETER	TEST CONDIT	IONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		V _O = 0.8 V to 1.4 V, F	2, - 100 kO‡	25°C	0.07	0.1		0.07	0.1		
SR	Slew rate at unity gain	$C_L = 100 \text{ pF}^{\ddagger}$	√L = 100 K22∓,	Full range	0.05			0.05			V/µs
.,	Equivalent input noise	f = 10 Hz		25°C		35			35		nV/√ Hz
V _n	voltage	f = 1 kHz		25°C		19			19		IIV/√⊓Z
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		0.6			0.6		
V _{N(PP)}	equivalent input noise voltage	f = 0.1 Hz to 10 Hz		25°C		1.1			1.1		μV
In	Equivalent input noise current			25°C		0.6			0.6		fA/√Hz
	Gain-bandwidth product	f = 1 kHz, F C _L = 100 pF [‡]	$R_L = 50 \text{ k}\Omega^{\ddagger}$,	25°C		0.187			0.187		MHz
B _{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 1 \text{ V},$ $R_{L} = 50 \text{ k}\Omega^{\ddagger},$ C_{C}	Av = 1, CL = 100 pF [‡]	25°C		60			60		kHz
φm	Phase margin at unity gain	$R_L = 50 \text{ k}\Omega^{\ddagger}$,	C _L = 100 pF‡	25°C		63°			63°		
	Gain margin	$R_L = 50 \text{ k}\Omega^{\ddagger}$,	C _L = 100 pF [‡]	25°C		15	·		15		dB

[†] Full range is –40°C to 125°C. ‡ Referenced to 1.5 V



TLV2252 electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	t	1	LV2252	!	TI	_V2252	A	
	PARAMETER	TEST CON	IDITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage	$V_{DD\pm} = \pm 2.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0$, R _S = 50 Ω	25°C Full range		200	1500 1750		200	850 1000	μV
ανιο	Temperature coefficient of input offset voltage	$V_{DD\pm} = \pm 2.5 \text{ V},$ $V_{O} = 0,$	V _{IC} = 0, R _S = 50 Ω	25°C to 85°C		0.5			0.5		μV/°C
	Input offset voltage long- term drift (see Note 4)	$V_{DD\pm} = \pm 2.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0,$ $R_S = 50 \Omega$	25°C		0.003			0.003		μV/mo
lio	Input offset current	$V_{DD\pm} = \pm 2.5 \text{ V},$ $V_{O} = 0,$	V _{IC} = 0, R _S = 50 Ω	25°C 125°C		0.5	60 1000		0.5	60 1000	pA
I _{IB}	Input bias current	$V_{DD\pm} = \pm 2.5 \text{ V},$ $V_{O} = 0,$	V _{IC} = 0, R _S = 50 Ω	25°C 125°C		1	60 1000		1	60 1000	pA
VICR	Common-mode	V _{IO} ≤ 5 mV,	R _S = 50 Ω	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2		V
1011	input voltage range		Ü	Full range	0 to 3.5			0 to 3.5			
		$I_{OH} = -20 \mu A$		25°C		4.98			4.98		
V0	High-level	I _{OH} = -75 μA		25 C	4.9	4.94		4.9	4.94		V
VOH ,	output voltage	ΙΟΗ = -75 μΑ		Full range	4.8			4.8			V
		$I_{OH} = -150 \mu A$		25°C	4.8	4.88		4.8	4.88		
		$V_{IC} = 2.5 V,$	$I_{OL} = 50 \mu A$	25°C		0.01			0.01		
.,	Low-level	V _{IC} = 2.5 V,	I _{OL} = 500 μA			0.09	0.15		0.09	0.15	.,
VOL	output voltage			Full range			0.15			0.15	V
		V _{IC} = 2.5 V,	$I_{OL} = 1 \text{ mA}$	25°C Full range		0.2	0.3		0.2	0.3	
				25°C	100	350	0.5	100	350	0.3	
A _{VD}	Large-signal differential	V _{IC} = 2.5 V,	$R_L = 100 \text{ k}\Omega^{\ddagger}$	Full range	10			10			V/mV
7.00	voltage amplification	$V_O = 1 \text{ V to 4 V}$	R _L = 1 MΩ [‡]	25°C		1700			1700		.,,,,,
r _{i(d)}	Differential input resistance		, -	25°C		1012			1012		Ω
r _{i(c)}	Common-mode input resistance			25°C		1012			1012		Ω
c _{i(c)}	Common-mode input capacitance	f = 10 kHz		25°C		8			8		pF
z _O	Closed-loop output impedance	f = 25 kHz,	A _V = 10	25°C		200			200		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0 \text{ to } 2.7 \text{ V},$ $V_{O} = 2.5 \text{ V},$	R _S = 50 Ω	25°C Full range	70 70	83		70 70	83		dB
	Supply-voltage rejection	V _{DD} = 4.4 V to 8	V,	25°C	80	95		80	95		.15
ksvr	ratio (ΔV _{DD} /ΔV _{IO})	$V_{IC} = V_{DD}/2$,	No load	Full range	80			80			dB

[†]Full range is -40°C to 125°C.



[‡]Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25$ °C using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV225x-EP, TLV225xA-EP Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER OPERATIONAL AMPLIFIERS

SGLS217B - NOVEMBER 2003 - REVISED JUNE 2006

TLV2252 electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS		T. †	TLV2252			TLV2252A			
PARAMETER	1231 00	DIDITIONS	TA [†]	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
1	Cupply ourront	Vo - 2.5.V	No load	25°C		70	125		70	125	
IDD Supply current	Supply current	current $V_O = 2.5 \text{ V}$, No load		Full range			150			150	μΑ

[†]Full range is -40°C to 125°C for Q level part.

TLV2252 operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

				Т	LV2252	2	TI	_V2252	Ą	
PARAMETER	TEST COND	ITIONS	TAT	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	\/- 4.05.\/+= 0.75.\	,	25°C	0.07	0.12		0.07	0.12		
Slew rate at unity gain			Full range	0.05			0.05			V/µs
Equivalent input	f = 10 Hz		25°C		36			36		-> //:/_
noise voltage	f = 1 kHz		25°C		19			19		nV/√Hz
Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		0.7			0.7		\/
noise voltage	f = 0.1 Hz to 10 Hz		25°C	1.1			1.1			μV
Equivalent input noise current			25°C		0.6			0.6		fA/√ Hz
Total harmonic	$V_0 = 0.5 \text{ V to } 2.5 \text{ V},$	A _V = 1	2500		0.2%			0.2%		
distortion plus noise	$R_L = 50 \text{ kHz},$ $R_L = 50 \text{ k}\Omega^{\ddagger}$	A _V = 10	25°C		1%			1%		
Gain-bandwidth product	f = 50 kHz, C _L = 100 pF [‡]	$R_L = 50 \text{ k}\Omega^{\ddagger}$,	25°C		0.2			0.2		MHz
Maximum output-swing bandwidth	$V_{O(PP)} = 2 \text{ V},$ $R_{L} = 50 \text{ k}\Omega^{\ddagger},$	A _V = 1, C _L = 100 pF [‡]	25°C		30			30		kHz
Phase margin at unity gain	$R_L = 50 \text{ k}\Omega^{\ddagger}$,	C _L = 100 pF‡	25°C		63°			63°		
Gain margin	$R_L = 50 \text{ k}\Omega^{\ddagger}$,	$C_L = 100 \text{ pF}^{\ddagger}$	25°C		15			15		dB
	Equivalent input noise voltage Peak-to-peak equivalent input noise voltage Equivalent input noise current Total harmonic distortion plus noise Gain-bandwidth product Maximum output-swing bandwidth Phase margin at unity gain	Slew rate at unity gain	Slew rate at unity gain $V_{O} = 1.25 \text{ V to } 2.75 \text{ V,} \\ R_{L} = 100 \text{ k}\Omega^{\ddagger}, \text{ C}_{L} = 100 \text{ pF}^{\ddagger}$ Equivalent input noise voltage $f = 10 \text{ Hz}$ $f = 1 \text{ kHz}$ Peak-to-peak equivalent input noise voltage $f = 0.1 \text{ Hz to } 1 \text{ Hz}$ Equivalent input noise current $f = 0.1 \text{ Hz to } 10 \text{ Hz}$ Total harmonic distortion plus noise $V_{O} = 0.5 \text{ V to } 2.5 \text{ V,} \\ f = 20 \text{ kHz,} \\ R_{L} = 50 \text{ k}\Omega^{\ddagger}$ $R_{L} = 50 \text{ k}\Omega^{\ddagger}$ $R_{L} = 50 \text{ k}\Omega^{\ddagger},$ $R_{L} = 50 \text{ k}\Omega^{\ddagger},$ $R_{L} = 50 \text{ k}\Omega^{\ddagger},$ $R_{L} = 100 \text{ pF}^{\ddagger}$ Phase margin at unity gain $R_{L} = 50 \text{ k}\Omega^{\ddagger},$ $C_{L} = 100 \text{ pF}^{\ddagger}$	$Slew \ rate \ at \ unity \ gain \\ V_O = 1.25 \ V \ to \ 2.75 \ V, \\ R_L = 100 \ k\Omega^{\ddagger}, \ C_L = 100 \ pF^{\ddagger} \\ \hline \\ Full \ range \\ Equivalent \ input \ noise \ voltage \\ F = 10 \ Hz \\$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	PARAMETER TEST CONDITIONS TA MIN TYP MAX MIN TYP MAX Slew rate at unity gain $V_O = 1.25 \text{ V to } 2.75 \text{ V,} \\ R_L = 100 \text{ kΩ}^{\ddagger}, C_L = 100 \text{ pF}^{\ddagger}$ 25°C 0.07 0.12 0.07 0.12 0.07 0.12 0.07 0.12 0.07 0.12 0.07 0.12 0.07 0.12 0.07 0.12 0.07 0.07 0.07 0.05 0.07

[†] Full range is –40°C to 125°C.



[‡]Referenced to 2.5 V

TLV2254 electrical characteristics at specified free-air temperature, V_{DD} = 3 V (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	T _A †	T	LV2254		TI	_V2254 <i>A</i>	A	UNIT
	FARAIVIETER	TEST CON	DITIONS	'A'	MIN	TYP	MAX	MIN	TYP	MAX	UNII
V _{IO}	Input offset voltage	$V_{DD\pm} = \pm 1.5 \text{ V},$		25°C		200	1500		200	850	μV
¥10	input onset voltage	$V_{O} = 0,$	$R_S = 50 \Omega$	Full range			1750			1000	μν
αΛΙΟ	Temperature coefficient of input offset voltage	$V_{DD\pm} = \pm 1.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0$, $R_S = 50 \Omega$	25°C to 125°C		0.5			0.5		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 1.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0$, RS = 50 Ω	25°C		0.003			0.003		μV/mo
lio	Input offset current	$V_{DD\pm} = \pm 1.5 \text{ V},$		25°C		0.5	60		0.5	60	pА
10	input onset current	$V_{O} = 0,$	$R_S = 50 \Omega$	125°C			1000			1000	PΑ
I _{IB}	Input bias current	$V_{DD\pm} = \pm 1.5 \text{ V},$		25°C		1	60		1	60	pА
,ID	mpat blad darront	$V_{O} = 0,$	$R_S = 50 \Omega$	125°C			1000			1000	P, (
.,	Common-mode			25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2		.,
VICR	input voltage range	$R_S = 50 \Omega$,	$ V_{IO} \le 5 \text{ mV}$	Full range	0 to 1.7			0 to 1.7			V
		$I_{OH} = -20 \mu A$		0500		2.98			2.98		
	High-level	Jan. 75 11 A		25°C	2.9			2.9			V
VOH	output voltage	Ι _{ΟΗ} = -75 μΑ		Full range	2.8			2.8			V
		ΙΟΗ = –150 μΑ		25°C	2.8			2.8			
		$V_{IC} = 1.5 V$,	$I_{OL} = 50 \mu A$	25°C		10			10		
	Low-level	V _{IC} = 1.5 V,	I _{OL} = 500 μA	25 0		100	150		100	150	
VOL	output voltage	V ₁ C = 1.5 V,	10L = 300 μA	Full range			165			165	mV
	output voltage	V _{IC} = 1.5 V,	I _{OL} = 1 mA	25°C		200	300		200	300	
		VIC = 1.5 V,	IOL - TINA	Full range			300			300	
	Laura simual diffarential	V 4.5.V	R _L = 100 kه	25°C	100	225		100	225		
A_{VD}	Large-signal differential voltage amplification	$V_{IC} = 1.5 \text{ V},$ $V_{O} = 1 \text{ V to 2 V}$	TC_ = 100 K221	Full range	10			10			V/mV
	voltago amplinoation	VO = 1 V to 2 V	$R_L = 1 M\Omega^{\ddagger}$	25°C		800			800		
r _{i(d)}	Differential input resistance			25°C		1012			1012		Ω
r _{i(c)}	Common-mode input resistance			25°C		10 ¹²			10 ¹²		Ω
Ci(c)	Common-mode input capacitance	f = 10 kHz		25°C		8			8		pF
z _O	Closed-loop output impedance	f = 25 kHz,	A _V = 10	25°C		220			220		Ω
CMDD	Common-mode	$V_{IC} = 0 \text{ to } 1.7 \text{ V},$	V _O = 1.5 V,	25°C	65	75		65	77		40
CMRR	rejection ratio	$R_S = 50 \Omega$	<i>,</i>	Full range	60			60			dB
	Supply-voltage	V _{DD} = 2.7 V to 8	V	25°C	80	95		80	100		
ksvr	rejection ratio (ΔV _{DD} /ΔV _{IO})	$V_{IC} = V_{DD}/2$,	No load	Full range	80			80			dB

[†] Full range is –40°C to 125°C.



[‡]Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25$ °C using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV225x-EP, TLV225xA-EP Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER OPERATIONAL AMPLIFIERS

SGLS217B - NOVEMBER 2003 - REVISED JUNE 2006

TLV2254 electrical characteristics at specified free-air temperature, V_{DD} = 3 V (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS		T _A †	TLV2254			TLV2254A			
					MIN	TYP	MAX	MIN	TYP	MAX	UNIT
laa	Supply current	V _O = 1.5 V,	No load	25°C		135	250		135	250	
IDD	(four amplifiers)	VO = 1.5 V,	NO load	Full range			300			300	μΑ

[†]Full range is –40°C to 125°C for Q level part.

TLV2254 operating characteristics at specified free-air temperature, $V_{DD} = 3 V$

	DADAMETED	TEGT CONDITIONS	- +	Т	LV2254		Τι	V2254A	١	
	PARAMETER	TEST CONDITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	$V_O = 0.5 \text{ V to } 1.7 \text{ V},$ $R_L = 100 \text{ k}\Omega^{\ddagger},$	25°C	0.07	0.1		0.07	0.1		V/µs
SK	Siew rate at unity gain	$C_L = 100 \text{ ks2+},$ $C_L = 100 \text{ pF}^{\ddagger}$	Full range	0.05			0.05			ν/μδ
.,		f = 10 Hz	2500		35			35		->4/\(\sum_{\text{II}}\)
Vn	Equivalent input noise voltage	f = 1 kHz	25°C		19			19		nV/√Hz
V	Peak-to-peak equivalent	f = 0.1 Hz to 1 Hz	0500		0.6			0.6		
V _{N(PP)}	input noise voltage	f = 0.1 Hz to 10 Hz	25°C		1.1			1.1		μV
In	Equivalent input noise current		25°C		0.6			0.6		fA/√Hz
	Gain-bandwidth product	$f = 1 \text{ kHz},$ $R_L = 50 \text{ k}\Omega^{\ddagger},$ $C_L = 100 \text{ pF}^{\ddagger}$	25°C		0.187			0.187		MHz
ВОМ	Maximum output-swing bandwidth	$V_{O}(PP) = 1 \text{ V},$ $A_{V} = 1,$ $R_{L} = 50 \text{ k}\Omega^{\ddagger},$ $C_{L} = 100 \text{ pF}^{\ddagger}$	25°C		60			60		kHz
φm	Phase margin at unity gain	$R_L = 50 \text{ k}\Omega^{\ddagger},$ $C_L = 100 \text{ pF}^{\ddagger}$	25°C		63°	_	_	63°		
	Gain margin	$R_L = 50 \text{ k}\Omega^{\ddagger},$ $C_L = 100 \text{ pF}^{\ddagger}$	25°C		15			15		dB

Full range is -40°C to 125°C for Q level part.

[‡]Referenced to 1.5 V

TLV2254 electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		T. †	1	LV2254		Т	LINUT		
	PARAMETER	TEST CON	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
VIO	Input offset voltage	$V_{DD\pm} = \pm 2.5 \text{ V},$	V _{IC} = 0,	25°C		200	1500		200	850	μV
V10	input onset voltage	$V_{O} = 0,$	$R_S = 50 \Omega$	Full range			1750			1000	μν
αΝΙΟ	Temperature coefficient of input offset voltage	$V_{DD\pm} = \pm 2.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0$, R _S = 50 Ω	25°C to 125°C		0.5			0.5		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 2.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0,$ R _S = 50 Ω	25°C		0.003			0.003		μV/mo
l. o	Input offeet ourrent	$V_{DD\pm} = \pm 2.5 \text{ V},$	V _{IC} = 0,	25°C		0.5	60		0.5	60	n 1
ΙΟ	Input offset current	$V_{O} = 0,$	$R_S = 50 \Omega$	125°C			1000			1000	рA
lin	Input bias current	$V_{DD\pm} = \pm 2.5 \text{ V},$		25°C		1	60		1	60	pА
IΒ	input bias current	$V_{O} = 0,$	$R_S = 50 \Omega$	125°C			1000			1000	pΑ
VICR Common-mode input voltage range	N/ 145 mV	B 50.0	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2			
	$ V_{IO} \le 5 \text{ mV},$	$R_S = 50 \Omega$	Full range	0 to 3.5			0 to 3.5			V	
	VOH High-level output voltage	$I_{OH} = -20 \mu A$		25°C		4.98			4.98		V
V		Ja., 75 A			4.9	4.94		4.9	4.94		
vон		$I_{OH} = -75 \mu A$		Full range	4.8			4.8			V
		ΙΟΗ = –150 μΑ		25°C	4.8	4.88		4.8	4.88		
	Low-level output voltage	$V_{IC} = 2.5 V$,	$I_{OL} = 50 \mu A$	25°C		0.01			0.01		>
		V _{IC} = 2.5 V, V _{IC} = 2.5 V,	$I_{OL} = 500 \mu\text{A}$ $I_{OL} = 1 \text{mA}$	25 0		0.09	0.15		0.09	0.15	
VOL				Full range			0.15			0.15	
				25°C		0.2	0.3		0.2	0.3	
		V ₁ C = 2.0 V,		Full range			0.3			0.3	
	Large-signal differential	V _{IC} = 2.5 V,	$R_L = 100 \text{ k}\Omega^{\ddagger}$	25°C	100	350		100	350		
AVD	voltage amplification	$V_0 = 2.5 \text{ V},$ $V_0 = 1 \text{ V to 4 V}$		Full range	10			10			V/mV
		10	$R_L = 1 M\Omega^{\ddagger}$	25°C		1700			1700		
ri(d)	Differential input resistance			25°C		1012			1012		Ω
r _{i(c)}	Common-mode input resistance			25°C		10 ¹²			10 ¹²		Ω
^C i(c)	Common-mode input capacitance	f = 10 kHz		25°C		8			8		pF
z _O	Closed-loop output impedance	f = 25 kHz,	A _V = 10	25°C		200			200		Ω
CMRR	Common-mode	$V_{IC} = 0 \text{ to } 2.7 \text{ V},$	V _O = 2.5 V,	25°C	70	83		70	83		40
CIVIKK	rejection ratio	$R_S = 50 \Omega$		Full range	70			70			dB
	Supply-voltage	V _{DD} = 4.4 V to 8	V	25°C	80	95		80	95		
ksvr	rejection ratio (∆V _{DD} /∆V _{IO})	$V_{IC} = V_{DD}/2$	No load	Full range	80			80			dB

[†] Full range is -40°C to 125°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



[‡]Referenced to 2.5 V

TLV225x-EP, TLV225xA-EP Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER OPERATIONAL AMPLIFIERS

SGLS217B - NOVEMBER 2003 - REVISED JUNE 2006

TLV2254 electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted) (continued)

	PARAMETER	TEST CC	TEST CONDITIONS			TLV2254			TLV2254A		
FARAIVIE	TAKAMETEK	TEST CONDITIONS		T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Supply current (four amplifiers)	Supply current	V- 25V	Noteed	25°C		140	250		140	250	
	(four amplifiers)	$V_0 = 2.5 V$,	No load	Full range			300			300	μΑ

[†]Full range is –40°C to 125°C.

TLV2254 operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

PARAMETER				Т	LV2254		TI	A			
		TEST COND	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
	Class rata	V= 05V+025V	D 400 lot	25°C	0.07	0.12		0.07	0.12		
SR	Slew rate at unity gain	$V_O = 0.5 \text{ V to } 3.5 \text{ V},$ $C_L = 100 \text{ pF}^{\ddagger}$	$R_L = 100 \text{ K}\Omega +$	Full range	0.05			0.05			V/μs
V	Equivalent input	f = 10 Hz		25°C		36			36		nV/√ Hz
Vn	noise voltage	voltage f = 1 kHz		25°C		19			19		110/1112
\ ,	Peak-to-peak f = 0.1 Hz to 1 Hz		25°C		0.7			0.7			
V _{N(PP)}	equivalent input noise voltage	f = 0.1 Hz to 10 Hz	z to 10 Hz		1.1			1.1			μV
In	Equivalent input noise current			25°C		0.6			0.6		fA/√ Hz
T115 A1	Total harmonic	$V_0 = 0.5 \text{ V to } 2.5 \text{ V},$	A _V = 1	0500		0.2%			0.2%		
THD+N	distortion plus noise	$f = 20 \text{ kHz},$ $R_L = 50 \text{ k}\Omega^{\ddagger}$	A _V = 10	25°C		1%			1%		
	Gain-bandwidth product	f = 50 kHz, C _L = 100 pF‡	$R_L = 50 \text{ k}\Omega^{\ddagger}$	25°C		0.2			0.2		MHz
B _{OM}	Maximum output- swing bandwidth	$V_{O(PP)} = 2 \text{ V},$ $R_L = 50 \text{ k}\Omega^{\ddagger},$	A _V = 1, C _L = 100 pF‡	25°C		30			30		kHz
φm	Phase margin at unity gain	$R_L = 50 \text{ k}\Omega^{\ddagger}$	C _L = 100 pF [‡]	25°C		63°			63°		
	Gain margin	$R_L = 50 \text{ k}\Omega^{\ddagger}$,	$C_L = 100 \text{ pF}^{\ddagger}$	25°C		15			15		dB

[†]Full range is -40°C to 125°C for Q level part.



[‡]Referenced to 2.5 V

Table of Graphs

			FIGURE
VIO	Input offset voltage	Distribution	2–5
10		vs Common-mode voltage	6, 7
αΛΙΟ	Input offset voltage temperature coefficient	Distribution	8–11
I _{IB} /I _{IO}	Input bias and input offset currents	vs Free-air temperature	12
VI	Input voltage	vs Supply voltage	13
·		vs Free-air temperature	14
VOH	High-level output voltage	vs High-level output current	15, 18
VOL	Low-level output voltage	vs Low-level output current	16, 17, 19
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	20
IOS	Short-circuit output current	vs Supply voltage vs Free-air temperature	21 22
V_{ID}	Differential input voltage	vs Output voltage	23, 24
AVD	Differential voltage amplification	vs Load resistance	25
A _{VD}	Large-signal differential voltage amplification	vs Frequency vs Free-air temperature	26, 27 28, 29
z _O	Output impedance	vs Frequency	30, 31
CMRR	Common-mode rejection ratio	vs Frequency vs Free-air temperature	32 33
ksvr	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	34, 35 36
I_{DD}	Supply current	vs Supply voltage	37, 38
SR	Slew rate	vs Load capacitance vs Free-air temperature	39 40
VO	Inverting large-signal pulse response		41, 42
VO	Voltage-follower large-signal pulse response		43, 44
VO	Inverting small-signal pulse response		45, 46
VO	Voltage-follower small-signal pulse response		47, 48
٧n	Equivalent input noise voltage	vs Frequency	49, 50
	Input noise voltage	Over a 10-s period	51
	Integrated noise voltage	vs Frequency	52
THD+N	Total harmonic distortion plus noise	vs Frequency	53
	Gain-bandwidth product	vs Supply voltage vs Free-air temperature	54 55
фm	Phase margin	vs Frequency vs Load capacitance	26, 27 56
	Gain margin	vs Load capacitance	57
B ₁	Unity-gain bandwidth	vs Load capacitance	58
	Overestimation of phase margin	vs Load capacitance	59



DISTRIBUTION OF TLV2252 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2254 INPUT OFFSET VOLTAGE




Figure 4

DISTRIBUTION OF TLV2252 INPUT OFFSET VOLTAGE




Figure 3

DISTRIBUTION OF TLV2254 INPUT OFFSET VOLTAGE






Figure 5










Figure 8




Figure 9

† For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




Figure 10

INPUT BIAS AND INPUT OFFSET CURRENTS†

vs FREE-AIR TEMPERATURE IB and I₁₀ - Input Bias and Input Offset Currents - pA 35 $V_{DD\pm} = \pm 2.5 \text{ V}$ VIC = 030 $V_O = 0$ $R_S = 50 \Omega$ 25 20 15 10 lιΒ llO 5 0 [65 85 105 25 125 T_A - Free-Air Temperature - °C

Figure 12

DISTRIBUTION OF TLV2254 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT




Figure 11

INPUT VOLTAGE vs **SUPPLY VOLTAGE**




Figure 13

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.








Figure 14



HIGH-LEVEL OUTPUT VOLTAGE†‡
vs
HIGH-LEVEL OUTPUT CURRENT



LOW-LEVEL OUTPUT VOLTAGE†‡

vs

LOW-LEVEL OUTPUT CURRENT






Figure 17

[‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.










SHORT-CIRCUIT OUTPUT CURRENT vs




[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.


[‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




SHORT-CIRCUIT OUTPUT CURRENT† FREE-AIR TEMPERATURE 11 $V_0 = 2.5 V$ 10 $V_{DD} = \pm 5 V$ IOS - Short-Circuit Output Current - mA 9 8 $V_{ID} = -100 \text{ mV}$ 7 6 5 3 2 1 V_{ID} = 100 mV 0 -50 25 50 100 -75 75 125 T_A - Free-Air Temperature - °C Figure 22



DIFFERENTIAL INPUT VOLTAGE‡ vs **OUTPUT VOLTAGE** 1000 $V_{DD} = 5 V$



DIFFERENTIAL VOLTAGE AMPLIFICATION†‡



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

‡ For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



LARGE-SIGNAL DIFFERENTIAL VOLTAGE[†] **AMPLIFICATION AND PHASE MARGIN**




Figure 26

LARGE-SIGNAL DIFFERENTIAL VOLTAGE[†] **AMPLIFICATION AND PHASE MARGIN**





Figure 27

[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.





[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

[‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



COMMON-MODE REJECTION RATIO† vs **FREQUENCY** 100 CMRR - Common-Mode Rejection Ratio - dB $V_{DD} = 5 V$ $T_A = 25^{\circ}C$ $V_{IC} = 2.5 V$ 80 $V_{DD} = 3 V$ V_{IC} = 1.5 V 60 40 20 101 102 103 104 105 106 f - Frequency - Hz







Figure 33



SUPPLY-VOLTAGE REJECTION RATIO† **FREQUENCY**




Figure 35

[‡] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



[†] For all curves where VDD = 5 V, all loads are referenced to 2.5 V. For all curves where VDD = 3 V, all loads are referenced to 1.5 V.

TLV2252

SUPPLY CURRENT[†]


TYPICAL CHARACTERISTICS


SUPPLY-VOLTAGE REJECTION RATIO† FREE-AIR TEMPERATURE 110 $V_{DD} = 2.7 \text{ V to 8 V}$ k_{SVR} - Supply-Voltage Rejection Ratio - dB $V_{IC} = V_O = V_{DD}/2$ 105 100 95 -75 -50 -25 25 50 75 100 0 125 T_A - Free-Air Temperature - °C

vs SUPPLY VOLTAGE 120 $V_0 = 0$ No Load 100 IDD - Supply Current - µA $T_A = -40^{\circ}C$ 80 60 T_A = 85°C T_A = 25°C 40 20 0 7 V_{DD} - Supply Voltage - V

Figure 37








† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

‡ For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.





90 100

0.5

0

10 20 50 60 70 80

t – Time – μ s

Figure 43

90 100

[‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



10 20 30 50 60

t – Time – μ s


Figure 42


[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

SGLS217B - NOVEMBER 2003 - REVISED JUNE 2006

TYPICAL CHARACTERISTICS

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE† 5 $V_{DD} = 5 V$ $R_L = 50 \text{ k}\Omega$ $C_{L} = 100 \text{ pF}$ $A_V = 1$ $T_A = 25^{\circ}C$ Vo - Output Voltage - V 2 1 10 20 30 40 50 70 80 90 100 t – Time – μ s Figure 44





20

Figure 46

30

t – Time – μ s


40

2.4

0

10


INVERTING SMALL-SIGNAL





 \dagger For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.


50














[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



Figure 52








† For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.





[†] For all curves where VDD = 5 V, all loads are referenced to 2.5 V. For all curves where VDD = 3 V, all loads are referenced to 1.5 V.

[‡] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



SGLS217B - NOVEMBER 2003 - REVISED JUNE 2006

APPLICATION INFORMATION

driving large capacitive loads

The TLV2252 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 56 and Figure 57 illustrate its ability to drive loads up to 1000 pF while maintaining good gain and phase margins $(R_{null} = 0)$.

A smaller series resistor (R_{null}) at the output of the device (see Figure 60) improves the gain and phase margins when driving large capacitive loads. Figure 55 and Figure 56 show the effects of adding series resistances of 10 Ω , 50 Ω , 100 Ω , 200 Ω , and 500 Ω . The addition of this series resistor has two effects – the first adds a zero to the transfer function and the second reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the improvement in phase margin, equation 1 can be used.

$$\Delta \phi_{m1} = tan^{-1} \left(2 \times \pi \times UGBW \times R_{null} \times C_L \right)$$
 Where :

 $\Delta \phi_{m1}$ = improvement in phase margin

UGBW = unity-gain bandwidth frequency

R_{null} = output series resistance

 C_1 = load capacitance

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (see Figure 58). To use equation 1, UGBW must be approximated from Figure 58.

Using equation 1 alone overestimates the improvement in phase margin as illustrated in Figure 59. The overestimation is caused by the decrease in the frequency of the pole associated with the load, providing additional phase shift and reducing the overall improvement in phase margin.

Using Figure 60, with equation 1 enables the designer to choose the appropriate output series resistance to optimize the design of circuits driving large capacitance loads.




Figure 60. Series-Resistance Circuit

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 5) and subcircuit in Figure 61 are generated using the TLV2252 typical electrical and operating characteristics at $T_A = 25$ °C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 4: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 61. Boyle Macromodel and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.



PACKAGE OPTION ADDENDUM



v.ti.com 18-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TLV2252AQDREP	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV2252QDREP	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV2254AQDREP	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV2254QDREP	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/04651-01UE	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/04651-02UE	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/04651-03XE	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/04651-04XE	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV2252-EP, TLV2252A-EP, TLV2254-EP, TLV2254A-EP:

- Catalog: TLV2252, TLV2252A, TLV2254, TLV2254A
- Automotive: TLV2252-Q1, TLV2252A-Q1, TLV2254-Q1, TLV2254A-Q1
- Military: TLV2252M, TLV2252AM, TLV2254AM



PACKAGE OPTION ADDENDUM

18-Sep-2008

NOTE: Qualified Version Definitions:

- Catalog Tl's standard catalog product
 Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
 Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

B0

www.ti.com 14-Jul-2012


TAPE DIMENSIONS


- K0

Cavity

TAPE AND REEL INFORMATION

REEL DIMENSIONS





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

◆ A0 **▶**

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2252AQDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2252QDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2254AQDREP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2254QDREP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2252AQDREP	SOIC	D	8	2500	367.0	367.0	35.0
TLV2252QDREP	SOIC	D	8	2500	367.0	367.0	35.0
TLV2254AQDREP	SOIC	D	14	2500	333.2	345.9	28.6
TLV2254QDREP	SOIC	D	14	2500	333.2	345.9	28.6

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com