

PSoC[®] 4: PSoC 4200 Family Datasheet

Programmable System-on-Chip (PSoC®)

General Description

PSoC[®] 4 is a scalable and reconfigurable platform architecture for a family of mixed-signal programmable embedded system controllers with an ARM[®] Cortex[™]-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC 4200 product family, based on this platform, is a combination of a microcontroller with digital programmable logic, high-performance analog-to-digital conversion, opamps with Comparator mode, and standard communication and timing peripherals. The PSoC 4200 products will be fully upward compatible with members of the PSoC 4 platform for new applications and design needs. The programmable analog and digital sub-systems allow flexibility and in-field tuning of the design.

Features

32-bit MCU Sub-system

- 48-MHz ARM Cortex-M0 CPU with single cycle multiply
- Up to 32 kB of flash with Read Accelerator
- Up to 4 kB of SRAM

Programmable Analog

- Two opamps with reconfigurable high-drive external and high-bandwidth internal drive, Comparator modes, and ADC input buffering capability
- 12-bit, 1-Msps SAR ADC with differential and single-ended modes; Channel Sequencer with signal averaging
- Two current DACs (IDACs) for general-purpose or capacitive sensing applications on any pin
- Two low-power comparators that operate in Deep Sleep mode

Programmable Digital

- Four programmable logic blocks called universal digital blocks, (UDBs), each with 8 Macrocells and data path
- Cypress-provided peripheral component library, user-defined state machines, and Verilog input

Low Power 1.71-V to 5.5-V Operation

- 20-nA Stop Mode with GPIO pin wakeup
- Hibernate and Deep Sleep modes allow wakeup-time versus power trade-offs

Capacitive Sensing

- Cypress CapSense Sigma-Delta (CSD) provides best-in-class SNR (>5:1) and water tolerance
- Cypress-supplied software component makes capacitive sensing design easy
- Automatic hardware tuning (SmartSense[™])

Segment LCD Drive

- LCD drive supported on all pins (common or segment)
- Operates in Deep Sleep mode with 4 bits per pin memory

Serial Communication

Two independent run-time reconfigurable serial communication blocks (SCBs) with reconfigurable I²C, SPI, or UART functionality

Timing and Pulse-Width Modulation

- Four 16-bit timer/counter pulse-width modulator (TCPWM) blocks
- Center-aligned, Edge, and Pseudo-random modes
- Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications

Up to 36 Programmable GPIOs

- 48-pin TQFP, 44-pin TQFP, 40-pin QFN, and 28-pin SSOP packages.
- Any GPIO pin can be CapSense, LCD, analog, or digital
- Drive modes, strengths, and slew rates are programmable

PSoC Creator Design Environment

- Integrated Development Environment (IDE) provides schematic design entry and build (with analog and digital automatic routing)
- Applications Programming Interface (API) component for all fixed-function and programmable peripherals

Industry-Standard Tool Compatibility

After schematic entry, development can be done with ARM-based industry-standard development tools

Cypress Semiconductor Corporation
Document Number: 001-87197 Rev. *D

198 Champion Court

San Jose, CA 95134-1709

408-943-2600



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 4:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
 - □ AN79953: Getting Started With PSoC 4
 - □ AN88619: PSoC 4 Hardware Design Considerations
 - □ AN86439: Using PSoC 4 GPIO Pins
 - □ AN57821: Mixed Signal Circuit Board Layout
 - □ AN81623: Digital Design Best Practices
 - □ AN73854: Introduction To Bootloaders
 - □ AN89610: ARM Cortex Code Optimization

- Technical Reference Manual (TRM) is in two documents:
 - □ Architecture TRM details each PSoC 4 functional block.
 - □ Registers TRM describes each of the PSoC 4 registers.

■ Development Kits:

- □ CY8CKIT-042, PSoC 4 Pioneer Kit, is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino™ compatible shields and Digilent® Pmod™ daughter cards.
- □ CY8CKIT-049 is a very low-cost prototyping platform. It is a low-cost alternative to sampling PSoC 4 devices.
- CY8CKIT-001 is a common development platform for any one of the PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP families of devices.

The MiniProg3 device provides an interface for flash programming and debug.

PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

- 1. Drag and drop component icons to build your hardware system design in the main design workspace
- Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets




Figure 1. Multiple-Sensor Example Project in PSoC Creator

tach4





Contents

| Functional Definition | . 5 |
|------------------------------|-----|
| CPU and Memory Subsystem | . 5 |
| System Resources | . 5 |
| Analog Blocks | . 6 |
| Programmable Digital | . 7 |
| Fixed Function Digital | 8 |
| GPIO | |
| Special Function Peripherals | . 9 |
| Pinouts | 10 |
| Power | |
| Unregulated External Supply | 14 |
| Regulated External Supply | 15 |
| Development Support | 16 |
| Documentation | 16 |
| Online | 16 |
| Tools | 16 |
| Electrical Specifications | 17 |
| Absolute Maximum Ratings | |
| Device Level Specifications | |
| | |

| Analog Peripherals | 21 |
|---|----|
| Digital Peripherals | |
| · · · · · · · · · · · · · · · · · · · | 28 |
| • | 29 |
| Ordering Information | 33 |
| | 34 |
| —————————————————————————————————————— | 35 |
| <u> </u> | 38 |
| Document Conventions | 40 |
| Units of Measure | 40 |
| Revision History | |
| Sales, Solutions, and Legal Information | 42 |
| Worldwide Sales and Design Support | 42 |
| Products | |
| PSoC® Solutions | |
| Cypress Developer Community | |
| 71 1 | 42 |



CPU Subsystem **PSoC 4200** SWD Cortex **FLASH** SRAM **ROM** 32-bit M0 Up to 32 kB Up to 4 kB 4 kB 48 MHz AHB-Lite FAST MUL NVIC, IRQMX SRAM Controller ROM Controller Read Accelerator System Resources Power System Interconnect (Single Layer AHB) Sleep Control
WIC
POR LVD Peripherals BOD PWRSYS PCLK Peripheral Interconnect (MMIO) **NVLatches** Programmable Clock Programmable SCB-I2C/SPI/UART Clock Control WDT 2x LP Comparator Analog Digital IMO ILO 4x TCPWM Capsense OSS GPIO (5x ports) SAR ADC 2 UDB **UDB** (12-bit) Reset Reset Control XRES x 1 х4 ă DFT Logic DFT Analog CTBm SMX 2x OpAmp x1 Port Interface & Digital System Interconnect(DSI) High Speed VO Matrix Power Modes Active/Sleep Deep Sleep Hibernate 36x GPIOs IO Subsystem

Figure 2. Block Diagram

The PSoC 4200 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial_Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4200 devices. The SWD interface is fully compatible with industry-standard third-party tools. With the ability to disable debug features, with very robust flash protection, and allowing customer-proprietary functionality to be implemented in on-chip programmable blocks, the

PSoC 4200 family provides a level of security not possible with multi-chip application solutions or with microcontrollers.

The debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4200 with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4200 allows the customer to make.



Functional Definition

CPU and Memory Subsystem

CPU

The Cortex-M0 CPU in PSoC 4200 is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. It mostly uses 16-bit instructions and executes a subset of the Thumb-2 instruction set. This enables fully compatible binary upward migration of the code to higher performance processors such as the Cortex-M3 and M4, thus enabling upward compatibility. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor up from the Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in the Deep Sleep mode. The Cortex-M0 CPU provides a Non-Maskable Interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a 2-wire form of JTAG; the debug configuration used for PSoC 4200 has four break-point (address) comparators and two watchpoint (data) comparators.

Flash

The PSoC 4200 device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The flash block is designed to deliver 1 wait-state (WS) access time at 48 MHz and with 0-WS access time at 24 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash module can be used to emulate EEPROM operation if required.

SRAM

SRAM memory is retained during Hibernate.

SROM

A supervisory ROM that contains boot and configuration routines is provided.

System Resources

Power System


The power system is described in detail in the section Power on page 14. It provides assurance that voltage levels are as required for each respective mode and either delay mode entry (on power-on reset (POR), for example) until voltage levels are as required for proper function or generate resets (brown-out detect (BOD)) or interrupts (low-voltage detect (LVD)). The PSoC 4200 operates with a single external supply over the range of 1.71 to 5.5 V and has five different power modes, transitions between which are managed by the power system. The PSoC 4200 provides Sleep, Deep Sleep, Hibernate, and Stop low-power modes.


Clock System

The PSoC 4200 clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that no metastable conditions occur.

The clock system for PSoC 4200 consists of the internal main oscillator (IMO) and the internal low-power oscillator (ILO) and a provision for an external clock.

Figure 3. PSoC 4200 MCU Clocking Architecture





The HFCLK signal can be divided down (see PSoC 4200 MCU Clocking Architecture) to generate synchronous clocks for the UDBs, and the analog and digital peripherals. There are a total of 12 clock dividers for PSoC 4200, each with 16-bit divide capability; this allows eight to be used for the fixed-function blocks and four for the UDBs. The analog clock leads the digital clocks to allow analog events to occur before digital clock-related noise is generated. The 16-bit capability allows a lot of flexibility in generating fine-grained frequency values and is fully supported in PSoC Creator. When UDB-generated pulse interrupts are used, SYSCLK must equal HFCLK.



IMO Clock Source

The IMO is the primary source of internal clocking in PSoC 4200. It is trimmed during testing to achieve the specified accuracy. Trim values are stored in nonvolatile latches (NVL). Additional trim settings from flash can be used to compensate for changes. The IMO default frequency is 24 MHz and it can be adjusted between 3 MHz to 48 MHz in steps of 1 MHz. The IMO tolerance with Cypress-provided calibration settings is ±2%.

ILO Clock Source

The ILO is a very low-power oscillator, which is primarily used to generate clocks for peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register.

Reset

PSoC 4200 can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the Reset. An XRES pin is reserved for external reset to avoid complications with configuration and multiple pin functions during power-on or reconfiguration. The XRES pin has an internal pull-up resistor that is always enabled.

Voltage Reference

The PSoC 4200 reference system generates all internally required references. A 1% voltage reference spec is provided for the 12-bit ADC. To allow better signal to noise ratios (SNR) and better absolute accuracy, it is possible to bypass the internal reference using a GPIO pin or to use an external reference for the SAR.

Analog Blocks

12-bit SAR ADC

The 12-bit 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The block functionality is augmented for the user by adding a reference buffer to it (trimmable to $\pm 1\%$) and by providing the choice (for the PSoC-4200 case) of three internal voltage references: $V_{DD},\,V_{DD}/2,\,$ and V_{REF} (nominally 1.024 V) as well as an external reference through a GPIO pin. The sample-and-hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. System performance will be 65 dB for true 12-bit precision providing appropriate references are used and system noise levels permit. To improve performance in noisy conditions, it is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. Also, signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is able to digitize the output of the on-board temperature sensor for calibration and other temperature-dependent functions. The SAR is not available in Deep Sleep and Hibernate modes as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 V to 5.5 V.

AHB System Bus and Programmable Logic Interconnect SAR Sequencer Sequencing and Control Data and Status Flags POS X SARADC Port 2 (8 inputs) SARMUX NEG External \boxtimes Reference Reference Selection Bypass 2 (optional) VDDD T VREF Inputs from other Ports

Figure 4. SAR ADC System Diagram

Document Number: 001-87197 Rev. *D



Two Opamps (CTBm Block)

PSoC 4200 has two opamps with Comparator modes which allow most common analog functions to be performed on-chip eliminating external components; PGAs, voltage buffers, filters, trans-impedance amplifiers, and other functions can be realized with external passives saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the S/H circuit of the ADC without requiring external buffering.

Temperature Sensor

PSoC 4200 has one on-chip temperature sensor This consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor is connected to the ADC, which digitizes the reading and produces a temperature value using Cypress supplied software that includes calibration and linearization.

Low-power Comparators


PSoC 4200 has a pair of low-power comparators, which can also operate in the Deep Sleep and Hibernate modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator switch event.

Programmable Digital

Universal Digital Blocks (UDBs) and Port Interfaces

PSoC 4200 has four UDBs; the UDB array also provides a switched Digital System Interconnect (DSI) fabric that allows signals from peripherals and ports to be routed to and through the UDBs for communication and control. The UDB array is shown in the following figure.

Figure 5. UDB Array



UDBs can be clocked from a clock divider block, from a port interface (required for peripherals such as SPI), and from the DSI network directly or after synchronization.

A port interface is defined, which acts as a register that can be clocked with the same source as the PLDs inside the UDB array. This allows faster operation because the inputs and outputs can be registered at the port interface close to the I/O pins and at the edge of the array. The port interface registers can be clocked by one of the I/Os from the same port. This allows interfaces such as SPI to operate at higher clock speeds by eliminating the delay for the port input to be routed over DSI and used to register other inputs (see Figure 6).

The UDBs can generate interrupts (one UDB at a time) to the interrupt controller. The UDBs retain the ability to connect to any pin on the chip through the DSI.

High Speed I/O Matrix To Clock Input Registers **Output Registers** Enables 7 0 6 7 6 0 3 2 0 1 Digital [1 GlobalClocks [0] [1] 3 DSI Signals [1] [0] [1] From DSI To DSI From DSI

Figure 6. Port Interface



Fixed Function Digital

Timer/Counter/PWM Block (TCPWM)

The TCPWM block consists of four 16-bit counters with user-programmable period length. There is a Capture register to record the count value at the time of an event (which may be an I/O event), a period register used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals which are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as deadband programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention.

Serial Communication Blocks (SCB)

PSoC 4200 has two SCBs, which can each implement an I²C, UART, or SPI interface.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EzI²C that creates a mailbox address range in the memory of PSoC 4200 and effectively reduces I²C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time. The FIFO mode is available in all channels and is very useful in the absence of DMA.

The I²C peripheral is compatible with the I²C Standard-mode, Fast-mode, and Fast-Mode Plus devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.

PSoC 4200 is not completely compliant with the I²C spec in the following respects:

- GPIO cells are not overvoltage-tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I²C system.
- Fast-Mode Plus has an I_{OL} specification of 20 mA at a V_{OL} of 0.4 V. The GPIO cells can sink a maximum of 8-mA I_{OL} with a V_{OL} maximum of 0.6 V.
- Fast mode and Fast-Mode Plus specify minimum Fall times, which are not met with the GPIO cell; Slow strong mode can help meet this spec depending on the Bus Load.
- When the SCB is an I²C master, it interposes an IDLE state between NACK and Repeated Start; the I²C spec defines Bus free as following a Stop condition so other Active Masters do not intervene but a Master that has just become activated may start an Arbitration cycle.
- When the SCB is in I²C slave mode, and Address Match on External Clock is enabled (EC_AM = 1) along with operation in the internally clocked mode (EC_OP = 0), then its I²C address must be even.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated. Note that hardware handshaking is not supported. This is not commonly used and can be implemented with a UDB-based UART in the system, if required.

SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (essentially adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO and also supports an EzSPI mode in which data interchange is reduced to reading and writing an array in memory.

GPIO

PSoC 4200 has 36 GPIOs. The GPIO block implements the following:

- Eight drive strength modes:
- ☐ Analog input mode (input and output buffers disabled)
- □ Input only
- Weak pull-up with strong pull-down
- ☐ Strong pull-up with weak pull-down
- □ Open drain with strong pull-down
- Open drain with strong pull-up
- □ Strong pull-up with strong pull-down
- □ Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes.
- Hold mode for latching previous state (used for retaining I/O state in Deep Sleep mode and Hibernate modes).
- Selectable slew rates for dV/dt related noise control to improve FMI.

The pins are organized in logical entities called ports, which are 8-bit in width. During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin. Pin locations for fixed-function peripherals are also fixed to reduce internal multiplexing complexity (these signals do not go through the DSI network). DSI signals are not affected by this and any pin may be routed to any UDB through the DSI network.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (5 for PSoC 4200 since it has 4.5 ports).



Special Function Peripherals

LCD Segment Drive

PSoC 4200 has an LCD controller which can drive up to four commons and up to 32 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as digital correlation and PWM.

Digital correlation pertains to modulating the frequency and levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays.

PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; 1 32-bit register per port).

CapSense

CapSense is supported on all pins in PSoC 4200 through a CapSense Sigma-Delta (CSD) block that can be connected to any pin through an analog mux bus that any GPIO pin can be connected to via an Analog switch. CapSense function can thus be provided on any pin or group of pins in a system under software control. A component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another Mux Bus to provide water tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input.

The CapSense block has two IDACs which can be used for general purposes if CapSense is not being used. (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).



Pinouts

The following is the pin-list for the PSoC 4200. Port 2 comprises of the high-speed Analog inputs for the SAR Mux. P1.7 is the optional external input and bypass for the SAR reference. Ports 3 and 4 contain the Digital Communication channels. All pins support CSD CapSense and Analog Mux Bus connections.

| 44 | 1-TQFP | 40 | -QFN | 28 | 3-SSOP | 48 | 3-TQFP | | Alte | ernate Functions f | or Pins | | Din Description |
|-----|--------|-----|------|-----|--------|-----|--------|---------------|-------------|--------------------|-----------------|--------------------|--|
| Pin | Name | Pin | Name | Pin | Name | Pin | Name | Analog | Alt 1 | Alt 2 | Alt 3 | Alt 4 | Pin Description |
| 1 | VSS | - | - | - | - | - | - | - | - | - | _ | - | Ground |
| 2 | P2.0 | 1 | P2.0 | - | 1 | 2 | P2.0 | sarmux.0 | _ | _ | _ | _ | Port 2 Pin 0: gpio, lcd, csd, sarmux |
| 3 | P2.1 | 2 | P2.1 | - | - | 3 | P2.1 | sarmux.1 | _ | _ | _ | _ | Port 2 Pin 1: gpio, lcd, csd, sarmux |
| 4 | P2.2 | 3 | P2.2 | 5 | P2.2 | 4 | P2.2 | sarmux.2 | _ | _ | _ | _ | Port 2 Pin 2: gpio, lcd, csd, sarmux |
| 5 | P2.3 | 4 | P2.3 | 6 | P2.3 | 5 | P2.3 | sarmux.3 | _ | _ | _ | _ | Port 2 Pin 3: gpio, lcd, csd, sarmux |
| 6 | P2.4 | 5 | P2.4 | 7 | P2.4 | 6 | P2.4 | sarmux.4 | tcpwm0_p[1] | _ | _ | _ | Port 2 Pin 4: gpio, lcd, csd, sarmux, pwm |
| 7 | P2.5 | 6 | P2.5 | 8 | P2.5 | 7 | P2.5 | sarmux.5 | tcpwm0_n[1] | _ | _ | _ | Port 2 Pin 5: gpio, lcd, csd, sarmux, pwm |
| 8 | P2.6 | 7 | P2.6 | 9 | P2.6 | 8 | P2.6 | sarmux.6 | tcpwm1_p[1] | _ | _ | _ | Port 2 Pin 6: gpio, lcd, csd, sarmux, pwm |
| 9 | P2.7 | 8 | P2.7 | 10 | P2.7 | 9 | P2.7 | sarmux.7 | tcpwm1_n[1] | _ | _ | _ | Port 2 Pin 7: gpio, lcd, csd, sarmux, pwm |
| 10 | VSS | 9 | VSS | - | - | - | - | _ | - | _ | _ | _ | Ground |
| - | - | - | - | - | - | 10 | NC | - | _ | _ | _ | - | No Connect |
| - | - | 1 | - | - | ı | 11 | NC | _ | - | _ | _ | ı | No Connect |
| 11 | P3.0 | 10 | P3.0 | 11 | P3.0 | 12 | P3.0 | _ | tcpwm0_p[0] | scb1_uart_rx[0] | scb1_i2c_scl[0] | scb1_spi_mosi[0] | Port 3 Pin 0: gpio, lcd, csd, pwm, scb1 |
| 12 | P3.1 | 11 | P3.1 | 12 | P3.1 | 13 | P3.1 | _ | tcpwm0_n[0] | scb1_uart_tx[0] | scb1_i2c_sda[0] | scb1_spi_miso[0] | Port 3 Pin 1: gpio, lcd, csd, pwm, scb1 |
| 13 | P3.2 | 12 | P3.2 | 13 | P3.2 | 14 | P3.2 | _ | tcpwm1_p[0] | - | swd_io[0] | scb1_spi_clk[0] | Port 3 Pin 2: gpio, lcd, csd, pwm, scb1, swd |
| - | - | - | - | - | - | 15 | VSSD | - | _ | _ | _ | - | Ground |
| 14 | P3.3 | 13 | P3.3 | 14 | P3.3 | 16 | P3.3 | _ | tcpwm1_n[0] | - | swd_clk[0] | scb1_spi_ssel_0[0] | Port 3 Pin 3: gpio, lcd, csd, pwm, scb1, swd |
| 15 | P3.4 | 14 | P3.4 | - | - | 17 | P3.4 | - | tcpwm2_p[0] | _ | _ | scb1_spi_ssel_1 | Port 3 Pin 4: gpio, lcd, csd, pwm, scb1 |
| 16 | P3.5 | 15 | P3.5 | - | - | 18 | P3.5 | _ | tcpwm2_n[0] | _ | _ | scb1_spi_ssel_2 | Port 3 Pin 5: gpio, lcd, csd, pwm, scb1 |
| 17 | P3.6 | 16 | P3.6 | - | - | 19 | P3.6 | _ | tcpwm3_p[0] | - | swd_io[1] | scb1_spi_ssel_3 | Port 3 Pin 6: gpio, lcd, csd, pwm, scb1, swd |
| 18 | P3.7 | 17 | P3.7 | - | - | 20 | P3.7 | - | tcpwm3_n[0] | _ | swd_clk[1] | _ | Port 3 Pin 7: gpio, lcd, csd, pwm, swd |
| 19 | VDDD | - | - | - | - | 21 | VDDD | - | _ | _ | _ | - | Digital Supply, 1.8 - 5.5V |
| 20 | P4.0 | 18 | P4.0 | 15 | P4.0 | 22 | P4.0 | - | - | scb0_uart_rx | scb0_i2c_scl | scb0_spi_mosi | Port 4 Pin 0: gpio, lcd, csd, scb0 |
| 21 | P4.1 | 19 | P4.1 | 16 | P4.1 | 23 | P4.1 | - | _ | scb0_uart_tx | scb0_i2c_sda | scb0_spi_miso | Port 4 Pin 1: gpio, lcd, csd, scb0 |
| 22 | P4.2 | 20 | P4.2 | 17 | P4.2 | 24 | P4.2 | csd_c_mod | - | _ | - | scb0_spi_clk | Port 4 Pin 2: gpio, lcd, csd, scb0 |
| 23 | P4.3 | 21 | P4.3 | 18 | P4.3 | 25 | P4.3 | csd_c_sh_tank | = | - | _ | scb0_spi_ssel_0 | Port 4 Pin 3: gpio, lcd, csd, scb0 |
| _ | - | _ | - | - | ı | 26 | NC | - | - | - | _ | ı | No Connect |
| - | - | - | - | - | - | 27 | NC | _ | _ | - | _ | _ | No Connect |

Document Number: 001-87197 Rev. *D



| 4 | 4-TQFP | 4 | 0-QFN | 2 | 8-SSOP | 48 | B-TQFP | | Alte | rnate Functions f | or Pins | | Din Description |
|-----|-----------|-----|-----------|-----|-----------|-----|-----------|-----------------------------|-------------|-------------------|-----------------|--------------------|--|
| Pin | Name | Pin | Name | Pin | Name | Pin | Name | Analog | Alt 1 | Alt 2 | Alt 3 | Alt 4 | Pin Description |
| 24 | P0.0 | 22 | P0.0 | 19 | P0.0 | 28 | P0.0 | comp1_inp | - | - | - | scb0_spi_ssel_1 | Port 0 Pin 0: gpio, lcd, csd, scb0, comp |
| 25 | P0.1 | 23 | P0.1 | 20 | P0.1 | 29 | P0.1 | comp1_inn | - | - | - | scb0_spi_ssel_2 | Port 0 Pin 1: gpio, lcd, csd, scb0, comp |
| 26 | P0.2 | 24 | P0.2 | 21 | P0.2 | 30 | P0.2 | comp2_inp | - | - | - | scb0_spi_ssel_3 | Port 0 Pin 2: gpio, lcd, csd, scb0, comp |
| 27 | P0.3 | 25 | P0.3 | 22 | P0.3 | 31 | P0.3 | comp2_inn | - | - | _ | - | Port 0 Pin 3: gpio, lcd, csd, comp |
| 28 | P0.4 | 26 | P0.4 | - | - | 32 | P0.4 | - | - | scb1_uart_rx[1] | scb1_i2c_scl[1] | scb1_spi_mosi[1] | Port 0 Pin 4: gpio, lcd, csd, scb1 |
| 29 | P0.5 | 27 | P0.5 | - | - | 33 | P0.5 | - | - | scb1_uart_tx[1] | scb1_i2c_sda[1] | scb1_spi_miso[1] | Port 0 Pin 5: gpio, lcd, csd, scb1 |
| 30 | P0.6 | 28 | P0.6 | 23 | P0.6 | 34 | P0.6 | - | ext_clk | - | _ | scb1_spi_clk[1] | Port 0 Pin 6: gpio, lcd, csd, scb1, ext_clk |
| 31 | P0.7 | 29 | P0.7 | 24 | P0.7 | 35 | P0.7 | - | - | - | wakeup | scb1_spi_ssel_0[1] | Port 0 Pin 7: gpio, lcd, csd, scb1, wakeup |
| 32 | XRES | 30 | XRES | 25 | XRES | 36 | XRES | - | - | - | - | - | Chip reset, active low |
| 33 | VCCD | 31 | VCCD | 26 | VCCD | 37 | VCCD | - | - | - | _ | - | Regulated supply, connect to 1µF cap or 1.8V |
| - | - | - | - | - | - | 38 | VSSD | - | - | - | - | - | Digital Ground |
| 34 | VDDD | 32 | VDDD | 27 | VDD | 39 | VDDD | - | - | - | _ | - | Digital Supply, 1.8 - 5.5V |
| 35 | VDDA | 33 | VDDA | 27 | VDD | 40 | VDDA | - | - | - | _ | - | Analog Supply, 1.8 - 5.5V, equal to VDDD |
| 36 | VSSA | 34 | VSSA | 28 | VSS | 41 | VSSA | _ | - | ı | _ | ı | Analog Ground |
| 37 | P1.0 | 35 | P1.0 | 1 | P1.0 | 42 | P1.0 | ctb.oa0.inp | tcpwm2_p[1] | ı | _ | ı | Port 1 Pin 0: gpio, lcd, csd, ctb, pwm |
| 38 | P1.1 | 36 | P1.1 | 2 | P1.1 | 43 | P1.1 | ctb.oa0.inm | tcpwm2_n[1] | ı | _ | ı | Port 1 Pin 1: gpio, lcd, csd, ctb, pwm |
| 39 | P1.2 | 37 | P1.2 | 3 | P1.2 | 44 | P1.2 | ctb.oa0.out | tcpwm3_p[1] | - | - | - | Port 1 Pin 2: gpio, lcd, csd, ctb, pwm |
| 40 | P1.3 | 38 | P1.3 | _ | - | 45 | P1.3 | ctb.oa1.out | tcpwm3_n[1] | - | _ | - | Port 1 Pin 3: gpio, lcd, csd, ctb, pwm |
| 41 | P1.4 | 39 | P1.4 | - | - | 46 | P1.4 | ctb.oa1.inm | - | - | _ | - | Port 1 Pin 4: gpio, lcd, csd, ctb |
| 42 | P1.5 | - | - | - | - | 47 | P1.5 | ctb.oa1.inp | - | - | - | - | Port 1 Pin 5: gpio, lcd, csd, ctb |
| 43 | P1.6 | - | _ | - | _ | 48 | P1.6 | ctb.oa0.inp_alt | - | - | - | - | Port 1 Pin 6: gpio, lcd, csd |
| 44 | P1.7/VREF | 40 | P1.7/VREF | 4 | P1.7/VREF | 1 | P1.7/VREF | ctb.oa1.inp_alt ext_vref | - | - | - | - | Port 1 Pin 7: gpio, lcd, csd, ext_ref |

Descriptions of the Pin functions are as follows:

VDDD: Power supply for both analog and digital sections (where there is no V_{DDA} pin).

VDDAA Analog V_{DD} pin where package pins allow; shorted to V_{DDD} otherwise.

 $\pmb{\text{VSSA:}} \ \text{Analog ground pin where package pins allow; shorted to VSS otherwise} \\$

 $\pmb{\text{VSS}}\text{: Ground pin.}$

 \boldsymbol{VCCD} : Regulated Digital supply (1.8 V ±5%).

Port Pins can all be used as LCD Commons, LCD Segment drivers, or CSD sense and shield pins can be connected to AMUXBUS A or B or can all be used as GPIO pins that can be driven by firmware or DSI signals.

The following packages are supported: 48-pin TQFP, 44-pin TQFP, 40-pin QFN, and 28-pin SSOP.



Figure 7. 48-Pin TQFP Pinout




Figure 8. 44-pin TQFP Part Pinout






Figure 9. 40-Pin QFN Pinout





Figure 10. 28-Pin SSOP Pinout





Power

The following power system diagrams show the minimum set of power supply pins as implemented for the PSoC 4200. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the V_{DDA} input. There are separate regulators for the Deep Sleep and Hibernate (lowered power supply and retention) modes. There is a separate low-noise regulator for the bandgap. The supply voltage range is 1.71 to 5.5 V with all functions and circuits operating over that range.

The PSoC 4200 family allows two distinct modes of power supply operation: Unregulated External Supply and Regulated External Supply modes.

Unregulated External Supply

In this mode, PSoC 4200 is powered by an external power supply that can be anywhere in the range of 1.8 V to 5.5 V. This range is also designed for battery-powered operation, for instance, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of PSoC 4200 supplies the internal logic and the V_{CCD} output of PSoC 4200 must be bypassed to ground via an external capacitor (in the range of 1 μF to 1.6 μF ; X5R ceramic or better).

 V_{DDA} and V_{DDD} must be shorted together; the grounds, VSSA and V_{SS} must also be shorted together. Bypass capacitors must be used from V_{DDD} to ground, typical practice for systems in this frequency range is to use a capacitor in the 1- μ F range in parallel with a smaller capacitor (0.1 μ F for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

Figure 11. 48-TQFP Package Example





Figure 12. 44-TQFP Package Example



| Power Supply | Bypass Capacitors |
|--|---|
| V _{DDD} -V _{SS} | 0.1-μF ceramic at each pin (C2, C6) plus bulk capacitor 1 μF to 10 μF (C1). |
| V _{DDA} -V _{SSA} | 0.1-µF ceramic at pin (C4). Additional 1 µF to 10 µF (C3) bulk capacitor |
| V _{CCD} -V _{SS} | 1-μF ceramic capacitor at the VCCD pin (C5) |
| V _{REF} -V _{SSA} (optional) | The internal bandgap may be bypassed with a 1-µF to 10-µF capacitor. |







Figure 14. 28-SSOP Example



Regulated External Supply

In this mode, PSoC 4200 is powered by an external power supply that must be within the range of 1.71 V to 1.89 V (1.8 $\pm 5\%$); note that this range needs to include power supply ripple too. In this mode, V_{CCD}, V_{DDA}, and V_{DDD} pins are all shorted together and bypassed. The internal regulator is disabled in firmware.



Development Support

The PSoC 4200 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

Documentation

A suite of documentation supports the PSoC 4200 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC

motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4200 family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



Electrical Specifications

Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings^[1]

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|-----------------------------|--|------|-----|----------------------|-------|--|
| SID1 | V_{DDD_ABS} | Digital supply relative to V _{SSD} | -0.5 | _ | 6 | V | Absolute max |
| SID2 | V _{CCD_ABS} | Direct digital core voltage input relative to Vssd | -0.5 | _ | 1.95 | V | Absolute max |
| SID3 | V _{GPIO_ABS} | GPIO voltage | -0.5 | _ | V _{DD} +0.5 | V | Absolute max |
| SID4 | I _{GPIO_ABS} | Maximum current per GPIO | -25 | _ | 25 | mA | Absolute max |
| SID5 | I _{GPIO_injection} | GPIO injection current, Max for $V_{IH} > V_{DDD}$, and Min for $V_{IL} < V_{SS}$ | -0.5 | _ | 0.5 | mA | Absolute max, current injected per pin |
| BID44 | ESD_HBM | Electrostatic discharge human body model | 2200 | _ | _ | V | |
| BID45 | ESD_CDM | Electrostatic discharge charged device model | 500 | _ | _ | V | |
| BID46 | LU | Pin current for latch-up | -200 | _ | 200 | mA | |

Device Level Specifications

All specifications are valid for -40 °C \leq TA \leq 85 °C and TJ \leq 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 2. DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|--------------|------------------------------|---|----------|------|------|-------|------------------------------------|
| SID53 | V_{DDD} | Power supply input voltage | 1.8 | - | 5.5 | V | With regulator enabled |
| SID255 | V_{DDD} | Power supply input voltage unregulated | 1.71 | 1.8 | 1.89 | V | Internally unreg- ulated supply |
| SID54 | V _{CCD} | Output voltage (for core logic) | _ | 1.8 | - | V | |
| SID55 | C _{EFC} | External regulator voltage bypass | 1 | 1.3 | 1.6 | μF | X5R ceramic or better |
| SID56 | C _{EXC} | Power supply decoupling capacitor | _ | 1 | _ | μF | X5R ceramic or better |
| Active Mode, | V _{DDD} = 1.71 V to | 5.5 V. Typical values measured at V _{DD} | = 3.3 V. | | | | |
| SID9 | I _{DD5} | Execute from Flash; CPU at 6 MHz | _ | _ | 2.8 | mA | |
| SID10 | I _{DD6} | Execute from Flash; CPU at 6 MHz | _ | 2.2 | - | mA | T = 25 °C |
| SID12 | I _{DD8} | Execute from Flash; CPU at 12 MHz | _ | _ | 4.2 | mA | |
| SID13 | I _{DD9} | Execute from Flash; CPU at 12 MHz | _ | 3.7 | _ | mA | T = 25 °C |
| SID16 | I _{DD11} | Execute from Flash; CPU at 24 MHz | _ | 6.7 | - | mA | T = 25 °C |
| SID17 | I _{DD12} | Execute from Flash; CPU at 24 MHz | _ | _ | 7.2 | mA | |
| SID19 | I _{DD14} | Execute from Flash; CPU at 48 MHz | _ | 12.8 | - | mA | T = 25 °C |
| SID20 | I _{DD15} | Execute from Flash; CPU at 48 MHz | _ | _ | 13.8 | mA | |

Note

Document Number: 001-87197 Rev. *D Page 17 of 42

Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended
periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature
Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



Table 2. DC Specifications (continued)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|---------------|-------------------------------|---|-----------|-----------|-------------|-------|------------------------|
| Sleep Mode, \ | V _{DDD} = 1.7 V to 5 | 5.5 V | | | | • | |
| SID25 | I _{DD20} | I ² C wakeup, WDT, and comparators on. 6 MHz | - | 1.3 | 1.8 | mA | |
| SID25A | I _{DD20A} | I ² C wakeup, WDT, and comparators on. 12 MHz | - | 1.7 | 2.2 | mA | |
| Deep Sleep M | lode, V _{DDD} = 1.8 | V to 3.6 V (Regulator on) | | | | | |
| SID31 | I _{DD26} | I ² C wakeup and WDT on | _ | 1.3 | _ | μA | T = 25 °C, 3.6 V |
| SID32 | I _{DD27} | I ² C wakeup and WDT on | _ | _ | 50 | μA | T = 85 °C |
| Deep Sleep M | lode, V _{DDD} = 3.6 | V to 5.5 V | | | | | |
| SID34 | I _{DD29} | I ² C wakeup and WDT on | _ | 15 | _ | μA | T = 25 °C, 5.5 V |
| Deep Sleep M | lode, V _{DDD} = 1.7 | 1 V to 1.89 V (Regulator bypassed) | | | | | |
| SID37 | I _{DD32} | I ² C wakeup and WDT on | _ | 1.7 | _ | μA | T = 25 °C |
| SID38 | I _{DD33} | I ² C wakeup and WDT on | _ | _ | 440 | μA | T = 85 °C |
| Hibernate Mo | de, V _{DDD} = 1.8 V | to 3.6 V (Regulator on; Guaranteed by | Characte | erization |) | | |
| SID40 | I _{DD35} | GPIO and reset active | - | 150 | _ | nA | T = 25 °C, 3.6 V |
| SID41 | I _{DD36} | GPIO and reset active | - | - | 1 | μA | T = 85 °C |
| Hibernate Mo | de, V _{DDD} = 3.6 V | to 5.5 V (Guaranteed by Characterizat | ion) | | | | |
| SID43 | I _{DD38} | GPIO and reset active | - | 150 | - | nA | T = 25 °C, 5.5 V |
| Hibernate Mo | de, V _{DDD} = 1.71 | V to 1.89 V (Regulator bypassed; Guar | anteed by | Charac | terization) | | |
| SID46 | I _{DD41} | GPIO and reset active | _ | 150 | _ | nA | T = 25 °C |
| SID47 | I _{DD42} | GPIO and reset active | - | - | 1 | μA | T = 85 °C |
| Stop Mode (G | uaranteed by C | haracterization) | | | | | |
| SID304 | I _{DD43A} | Stop Mode current; V _{DD} = 3.6 V | - | 20 | 80 | nA | |
| XRES Curren | t | | | • | | • | |
| SID307 | I _{DD_XR} | Supply current while XRES asserted | _ | 2 | 5 | mA | |

Table 3. AC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|-------------------------|--------------------------------------|-----|-----|-----|-------|--|
| SID48 | F _{CPU} | CPU frequency | DC | _ | 48 | MHz | $1.71 \le V_{DD} \le 5.5$ |
| SID49 | T _{SLEEP} | Wakeup from sleep mode | _ | 0 | _ | μs | Guaranteed by characterization |
| SID50 | T _{DEEPSLEEP} | Wakeup from Deep Sleep mode | _ | _ | 25 | μs | 24 MHz IMO. Guaranteed by characterization |
| SID51 | T _{HIBERNATE} | Wakeup from Hibernate and Stop modes | _ | _ | 2 | ms | Guaranteed by characterization |
| SID52 | T _{RESETWIDTH} | External reset pulse width | 1 | I | 1 | μs | Guaranteed by characterization |

Document Number: 001-87197 Rev. *D Page 18 of 42



GPIO

Table 4. GPIO DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|--------------------------------|--|----------------------------|-----|---------------------------|-------|--|
| SID57 | V _{IH} ^[2] | Input voltage high threshold | 0.7 × V _{DDD} | _ | - | V | CMOS Input |
| SID58 | V _{IL} | Input voltage low threshold | _ | _ | 0.3 × V _{DDD} | V | CMOS Input |
| SID241 | V _{IH} ^[2] | LVTTL input, V _{DDD} < 2.7 V | 0.7× V _{DDD} | _ | _ | V | |
| SID242 | V _{IL} | LVTTL input, V _{DDD} < 2.7 V | _ | _ | 0.3 × V _{DDD} | V | |
| SID243 | V _{IH} ^[2] | LVTTL input, V _{DDD} ≥ 2.7 V | 2.0 | _ | - | V | |
| SID244 | V _{IL} | LVTTL input, V _{DDD} ≥ 2.7 V | _ | _ | 0.8 | V | |
| SID59 | V _{OH} | Output voltage high level | V _{DDD} -0.6 | _ | _ | V | I_{OH} = 4 mA at 3-V V_{DDD} |
| SID60 | V _{OH} | Output voltage high level | V _{DDD} -0.5 | _ | _ | V | I _{OH} = 1 mA at 1.8-V V _{DDD} |
| SID61 | V _{OL} | Output voltage low level | _ | _ | 0.6 | V | I_{OL} = 4 mA at 1.8-V V_{DDD} |
| SID62 | V _{OL} | Output voltage low level | _ | _ | 0.6 | V | I _{OL} = 8 mA at 3-V V _{DDD} |
| SID62A | V _{OL} | Output voltage low level | _ | _ | 0.4 | V | $I_{OL} = 3 \text{ mA at } 3-V$ V_{DDD} |
| SID63 | R _{PULLUP} | Pull-up resistor | 3.5 | 5.6 | 8.5 | kΩ | |
| SID64 | R _{PULLDOWN} | Pull-down resistor | 3.5 | 5.6 | 8.5 | kΩ | |
| SID65 | I _{IL} | Input leakage current (absolute value) | _ | _ | 2 | nA | 25 °C, V _{DDD} = 3.0 V |
| SID65A | I _{IL_CTBM} | Input leakage current (absolute value) for CTBM pins | _ | _ | 4 | nA | |
| SID66 | C _{IN} | Input capacitance | _ | _ | 7 | pF | |
| SID67 | V _{HYSTTL} | Input hysteresis LVTTL | 25 | 40 | _ | mV | V _{DDD} ≥ 2.7 V. Guaranteed by characterization |
| SID68 | V _{HYSCMOS} | Input hysteresis CMOS | 0.05 × V _{DDD} | _ | _ | mV | Guaranteed by characterization |
| SID69 | I _{DIODE} | Current through protection diode to V _{DD} /Vss | _ | _ | 100 | μΑ | Guaranteed by characterization |
| SID69A | I _{TOT_GPIO} | Maximum Total Source or Sink Chip Current | _ | _ | 200 | mA | Guaranteed by characterization |

Note 2. V_{IH} must not exceed V_{DDD} + 0.2 V.



Table 5. GPIO AC Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|----------------------|--|-----|-----|------|-------|--|
| SID70 | T _{RISEF} | Rise time in fast strong mode | 2 | _ | 12 | ns | 3.3-V V _{DDD} , Cload = 25 pF |
| SID71 | T _{FALLF} | Fall time in fast strong mode | 2 | _ | 12 | ns | 3.3-V V _{DDD} , Cload = 25 pF |
| SID72 | T _{RISES} | Rise time in slow strong mode | 10 | _ | 60 | ns | 3.3-V V _{DDD} , Cload = 25 pF |
| SID73 | T _{FALLS} | Fall time in slow strong mode | 10 | _ | 60 | ns | 3.3-V V _{DDD} , Cload = 25 pF |
| SID74 | F _{GPIOUT1} | GPIO Fout;3.3 V \leq V _{DDD} \leq 5.5 V. Fast strong mode. | - | - | 33 | MHz | 90/10%, 25-pF load, 60/40 duty cycle |
| SID75 | F _{GPIOUT2} | GPIO Fout;1.7 $V \le V_{DDD} \le 3.3 \text{ V. Fast}$ strong mode. | - | - | 16.7 | MHz | 90/10%, 25-pF load, 60/40 duty cycle |
| SID76 | F _{GPIOUT3} | GPIO Fout;3.3 V \leq V _{DDD} \leq 5.5 V. Slow strong mode. | _ | - | 7 | MHz | 90/10%, 25-pF load, 60/40 duty cycle |
| SID245 | F _{GPIOUT4} | GPIO Fout;1.7 V \leq V _{DDD} \leq 3.3 V. Slow strong mode. | - | - | 3.5 | MHz | 90/10%, 25-pF load, 60/40 duty cycle |
| SID246 | F _{GPIOIN} | GPIO input operating frequency; 1.71 V \leq V _{DDD} \leq 5.5 V | _ | _ | 48 | MHz | 90/10% V _{IO} |

XRES

Table 6. XRES DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|----------------------|---|---------------------------|-----|---------------------------|-------|--------------------------------|
| SID77 | V _{IH} | Input voltage high threshold | 0.7 × V _{DDD} | - | _ | V | CMOS input |
| SID78 | V _{IL} | Input voltage low threshold | _ | - | 0.3 × V _{DDD} | V | CMOS input |
| SID79 | R _{PULLUP} | Pull-up resistor | 3.5 | 5.6 | 8.5 | kΩ | |
| SID80 | C _{IN} | Input capacitance | - | 3 | - | pF | |
| SID81 | V _{HYSXRES} | Input voltage hysteresis | - | 100 | _ | mV | Guaranteed by characterization |
| SID82 | I _{DIODE} | Current through protection diode to V _{DDD} /V _{SS} | - | _ | 100 | μA | Guaranteed by characterization |

Table 7. XRES AC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|-------------------------|-------------------|-----|-----|-----|-------|--------------------------------|
| SID83 | T _{RESETWIDTH} | Reset pulse width | 1 | ı | I | μs | Guaranteed by characterization |

Document Number: 001-87197 Rev. *D Page 20 of 42



Analog Peripherals

Opamp

Table 8. Opamp Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|--------------------------|--|-------|------|------------|---------|------------------------|
| | I _{DD} | Opamp block current. No load. | - | - | _ | _ | |
| SID269 | I _{DD_HI} | Power = high | _ | 1000 | 1300 | μΑ | |
| SID270 | I _{DD MED} | Power = medium | _ | 320 | 500 | μΑ | |
| SID271 | I _{DD_LOW} | Power = low | _ | 250 | 350 | μA | |
| | GBW | Load = 20 pF, 0.1 mA. V _{DDA} = 2.7 V | _ | _ | _ | _ | |
| SID272 | GBW_HI | Power = high | 6 | - | _ | MHz | |
| SID273 | GBW_MED | Power = medium | 4 | _ | _ | MHz | |
| SID274 | GBW_LO | Power = low | _ | 1 | _ | MHz | |
| | I _{OUT_MAX} | V _{DDA} ≥ 2.7 V, 500 mV from rail | _ | - | _ | _ | |
| SID275 | I _{OUT_MAX_HI} | Power = high | 10 | _ | _ | mA | |
| SID276 | I _{OUT_MAX_MID} | Power = medium | 10 | _ | _ | mA | |
| SID277 | I _{OUT_MAX_LO} | Power = low | _ | 5 | _ | mA | |
| | I _{OUT} | V _{DDA} = 1.71 V, 500 mV from rail | _ | _ | _ | _ | |
| SID278 | I _{OUT_MAX_HI} | Power = high | 4 | _ | _ | mA | |
| SID279 | I _{OUT_MAX_MID} | Power = medium | 4 | _ | _ | mA | |
| SID280 | I _{OUT_MAX_LO} | Power = low | _ | 2 | _ | mA | |
| SID281 | V _{IN} | Charge pump on, V _{DDA} ≥ 2.7 V | -0.05 | _ | VDDA – 0.2 | V | |
| SID282 | V _{CM} | Charge pump on, V _{DDA} ≥ 2.7 V | -0.05 | _ | VDDA – 0.2 | V | |
| | V _{OUT} | V _{DDA} ≥ 2.7 V | _ | _ | _ | | |
| SID283 | V _{OUT_1} | Power = high, Iload=10 mA | 0.5 | _ | VDDA – 0.5 | V | |
| SID284 | V _{OUT_2} | Power = high, Iload=1 mA | 0.2 | _ | VDDA – 0.2 | V | |
| SID285 | V _{OUT_3} | Power = medium, Iload=1 mA | 0.2 | _ | VDDA – 0.2 | V | |
| SID286 | V _{OUT_4} | Power = low, Iload=0.1mA | 0.2 | _ | VDDA – 0.2 | V | |
| SID288 | V _{OS_TR} | Offset voltage, trimmed | 1 | ±0.5 | 1 | mV | High mode |
| SID288A | V _{OS_TR} | Offset voltage, trimmed | _ | ±1 | _ | mV | Medium mode |
| SID288B | V _{OS_TR} | Offset voltage, trimmed | _ | ±2 | _ | mV | Low mode |
| SID290 | V _{OS_DR_TR} | Offset voltage drift, trimmed | -10 | ±3 | 10 | μV/C | High mode |
| SID290A | V _{OS_DR_TR} | Offset voltage drift, trimmed | _ | ±10 | _ | μV/C | Medium mode |
| SID290B | V _{OS_DR_TR} | Offset voltage drift, trimmed | _ | ±10 | _ | μV/C | Low mode |
| SID291 | CMRR | DC | 70 | 80 | _ | dB | VDDD = 3.6 V |
| SID292 | PSRR | At 1 kHz, 100 mV ripple | 70 | 85 | _ | dB | VDDD = 3.6 V |
| | Noise | | _ | _ | _ | _ | |
| SID293 | V _{N1} | Input referred, 1 Hz - 1GHz, power = high | _ | 94 | _ | μVrms | |
| SID294 | V _{N2} | Input referred, 1 kHz, power = high | _ | 72 | _ | nV/rtHz | |
| SID295 | V _{N3} | Input referred, 10kHz, power = high | _ | 28 | _ | nV/rtHz | |
| SID296 | V _{N4} | Input referred, 100kHz, power = high | _ | 15 | _ | nV/rtHz | |
| SID297 | Cload | Stable up to maximum load. Performance specs at 50 pF. | _ | _ | 125 | pF | |

Document Number: 001-87197 Rev. *D



Table 8. Opamp Specifications

(Guaranteed by Characterization) (continued)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|------------------|--|-----|------|-----|--------|------------------------|
| SID298 | Slew_rate | Cload = 50 pF, Power = High, $V_{DDA} \ge 2.7 \text{ V}$ | 6 | - | _ | V/µsec | |
| SID299 | T_op_wake | From disable to enable, no external RC dominating | _ | 300 | _ | µsec | |
| | Comp_mode | Comparator mode; 50 mV drive, Trise = Tfall (approx.) | _ | - | _ | | |
| SID300 | T _{PD1} | Response time; power = high | _ | 150 | _ | nsec | |
| SID301 | T _{PD2} | Response time; power = medium | _ | 400 | _ | nsec | |
| SID302 | T _{PD3} | Response time; power = low | _ | 2000 | _ | nsec | |
| SID303 | Vhyst_op | Hysteresis | _ | 10 | _ | mV | |

Comparator

Table 9. Comparator DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|----------------------|---|-----|-----|----------------------------|-------|--|
| SID85 | V _{OFFSET2} | Input offset voltage | _ | _ | ±4 | mV | |
| SID85A | V _{OFFSET3} | Input offset voltage. Ultra low-power mode. | _ | ±12 | _ | mV | |
| SID86 | V _{HYST} | Hysteresis when enabled | _ | 10 | 35 | mV | Guaranteed by characterization |
| SID87 | V _{ICM1} | Input common mode voltage in normal mode | 0 | _ | V _{DDD} – 0.1 | V | Modes 1 and 2. Guaranteed by characterization |
| SID247 | V _{ICM2} | Input common mode voltage in low power mode | 0 | - | V _{DDD} | V | Guaranteed by characterization |
| SID247A | V _{ICM2} | Input common mode voltage in ultra low power mode | 0 | - | V _{DDD} – 1.15 | V | Guaranteed by characterization |
| SID88 | CMRR | Common mode rejection ratio | 50 | - | _ | dB | V _{DDD} ≥ 2.7 V. Guaranteed by characterization |
| SID88A | CMRR | Common mode rejection ratio | 42 | - | _ | dB | V _{DDD} < 2.7 V. Guaranteed by characterization |
| SID89 | I _{CMP1} | Block current, normal mode | - | - | 280 | μA | Guaranteed by characterization |
| SID248 | I _{CMP2} | Block current, low power mode | - | - | 50 | μA | Guaranteed by characterization |
| SID259 | I _{CMP3} | Block current, ultra low power mode | - | _ | 6 | μA | Guaranteed by characterization |
| SID90 | Z _{CMP} | DC input impedance of comparator | 35 | - | - | ΜΩ | Guaranteed by characterization |

Document Number: 001-87197 Rev. *D Page 22 of 42



Table 10. Comparator AC Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|--------------------|-------------------------------------|-----|-----|-----|-------|--------------------|
| SID91 | T _{RESP1} | Response time, normal mode | _ | - | 38 | ns | 50 mV overdrive |
| SID258 | T _{RESP2} | Response time, low power mode | _ | - | 70 | ns | 50 mV overdrive |
| SID92 | T _{RESP3} | Response time, ultra low power mode | ı | 1 | 2.3 | μs | 200 mV overdrive |

Temperature Sensor

Table 11. Temperature Sensor Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|----------------------|-----------------------------|------------|-----|-----|-------|--------------------|
| SID93 | T _{SENSACC} | Temperature sensor accuracy | - 5 | ±1 | +5 | °C | –40 to +85 °C |

SAR ADC

Table 12. SAR ADC DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|-----------|------------------------------------|-----------------|-----|-----------|-------|--|
| SID94 | A_RES | Resolution | _ | _ | 12 | bits | |
| SID95 | A_CHNIS_S | Number of channels - single ended | _ | _ | 8 | | 8 full speed |
| SID96 | A-CHNKS_D | Number of channels - differential | _ | _ | 4 | | Diff inputs use neighboring I/O |
| SID97 | A-MONO | Monotonicity | _ | _ | _ | | Yes. Based on characterization |
| SID98 | A_GAINERR | Gain error | _ | - | ±0.1 | % | With external reference. Guaranteed by characterization |
| SID99 | A_OFFSET | Input offset voltage | - | - | 2 | mV | Measured with 1-V V _{REF.} Guaranteed by characterization |
| SID100 | A_ISAR | Current consumption | _ | _ | 1 | mA | |
| SID101 | A_VINS | Input voltage range - single ended | V _{SS} | _ | V_{DDA} | V | Based on device characterization |
| SID102 | A_VIND | Input voltage range - differential | V _{SS} | _ | V_{DDA} | V | Based on device characterization |
| SID103 | A_INRES | Input resistance | _ | _ | 2.2 | ΚΩ | Based on device characterization |
| SID104 | A_INCAP | Input capacitance | - | _ | 10 | pF | Based on device characterization |

Table 13. SAR ADC AC Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|-----------|--|-----|-----|-----|-------|--------------------|
| SID106 | A_PSRR | Power supply rejection ratio | 70 | - | - | dB | |
| SID107 | A_CMRR | Common mode rejection ratio | 66 | _ | _ | dB | Measured at 1 V |
| SID108 | A_SAMP_1 | Sample rate with external reference bypass cap | _ | 1 | 1 | Msps | |

Document Number: 001-87197 Rev. *D Page 23 of 42



Table 13. SAR ADC AC Specifications

(Guaranteed by Characterization) (continued)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|-----------|--|--------------|-----|-----------------|-------|---|
| SID108A | A_SAMP_2 | Sample rate with no bypass cap. Reference = V _{DD} | ı | 1 | 500 | Ksps | |
| SID108B | A_SAMP_3 | Sample rate with no bypass cap. Internal reference | - | - | 100 | Ksps | |
| SID109 | A_SNDR | Signal-to-noise and distortion ratio (SINAD) | 65 | ı | İ | dB | F _{IN} = 10 kHz |
| SID111 | A_INL | Integral non linearity | -1.7 | 1 | +2 | LSB | V _{DD} = 1.71 to 5.5, 1 Msps, Vref = 1 to 5.5. |
| SID111A | A_INL | Integral non linearity | – 1.5 | 1 | +1.7 | LSB | V _{DDD} = 1.71 to 3.6, 1 Msps, Vref = 1.71 to V _{DDD} . |
| SID111B | A_INL | Integral non linearity | –1.5 | 1 | +1.7 | LSB | V _{DDD} = 1.71 to 5.5, 500 Ksps, Vref = 1 to 5.5. |
| SID112 | A_DNL | Differential non linearity | – 1 | - | +2.2 | LSB | V _{DDD} = 1.71 to 5.5, 1 Msps, Vref = 1 to 5.5. |
| SID112A | A_DNL | Differential non linearity | – 1 | 1 | +2 | LSB | V _{DDD} = 1.71 to 3.6, 1 Msps, Vref = 1.71 to V _{DDD} . |
| SID112B | A_DNL | Differential non linearity | -1 | - | +2.2 | LSB | V _{DDD} = 1.71 to 5.5, 500 Ksps, Vref = 1 to 5.5. |
| SID113 | A_THD | Total harmonic distortion | _ | _ | - 65 | dB | F _{IN} = 10 kHz. |

CSD

Table 14. CSD Block Specification

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|------------|--|------|-------|---------|-------|---|
| CSD Spec | ification | | | • | | | |
| SID308 | VCSD | Voltage range of operation | 1.71 | _ | 5.5 | V | |
| SID308A | VCOMPIDAC | Voltage compliance range of IDAC | 0.8 | _ | VDD-0.8 | V | |
| SID309 | IDAC1 | DNL for 8-bit resolution | -1 | _ | 1 | LSB | |
| SID310 | IDAC1 | INL for 8-bit resolution | -3 | _ | 3 | LSB | |
| SID311 | IDAC2 | DNL for 7-bit resolution | -1 | _ | 1 | LSB | |
| SID312 | IDAC2 | INL for 7-bit resolution | -3 | _ | 3 | LSB | |
| SID313 | SNR | Ratio of counts of finger to noise. Guaranteed by characterization | 5 | _ | _ | Ratio | Capacitance range of 9 to 35 pF, 0.1 pF sensitivity |
| SID314 | IDAC1_CRT1 | Output current of Idac1 (8-bits) in High range | _ | 612 | _ | μA | |
| SID314A | IDAC1_CRT2 | Output current of Idac1(8-bits) in Low range | _ | 306 | _ | μA | |
| SID315 | IDAC2_CRT1 | Output current of Idac2 (7-bits) in High range | _ | 304.8 | _ | μA | |
| SID315A | IDAC2_CRT2 | Output current of Idac2 (7-bits) in Low range | _ | 152.4 | _ | μA | |

Document Number: 001-87197 Rev. *D Page 24 of 42



Digital Peripherals

The following specifications apply to the Timer/Counter/PWM peripherals in the Timer mode.

Timer

Table 15. Timer DC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------|-------------------------------------|-----|-----|-----|-------|--------------------|
| SID115 | I _{TIM1} | Block current consumption at 3 MHz | - | _ | 19 | μA | 16-bit timer |
| SID116 | I _{TIM2} | Block current consumption at 12 MHz | _ | _ | 66 | μA | 16-bit timer |
| SID117 | I _{TIM3} | Block current consumption at 48 MHz | - | - | 285 | μA | 16-bit timer |

Table 16. Timer AC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------------|--------------------------------|-----|-----|-----|-------|--------------------|
| SID118 | T _{TIMFREQ} | Operating frequency | _ | _ | 48 | MHz | |
| SID119 | T _{CAPWINT} | Capture pulse width (internal) | 42 | _ | _ | ns | |
| SID120 | T _{CAPWEXT} | Capture pulse width (external) | 42 | _ | _ | ns | |
| SID121 | T _{TIMRES} | Timer resolution | 21 | _ | _ | ns | |
| SID122 | T _{TENWIDINT} | Enable pulse width (internal) | 42 | _ | _ | ns | |
| SID123 | T _{TENWIDEXT} | Enable pulse width (external) | 42 | _ | _ | ns | |
| SID124 | T _{TIMRESWINT} | Reset pulse width (internal) | 42 | _ | _ | ns | |
| SID125 | T _{TIMRESEXT} | Reset pulse width (external) | 42 | _ | _ | ns | |

Counter

Table 17. Counter DC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------|-------------------------------------|-----|-----|-----|-------|--------------------|
| SID126 | I _{CTR1} | Block current consumption at 3 MHz | _ | 1 | 19 | μA | 16-bit Counter |
| SID127 | I _{CTR2} | Block current consumption at 12 MHz | _ | _ | 66 | μA | 16-bit Counter |
| SID128 | I _{CTR3} | Block current consumption at 48 MHz | _ | 1 | 285 | μA | 16-bit Counter |

Table 18. Counter AC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------------|--------------------------------|-----|-----|-----|-------|--------------------|
| SID129 | T _{CTRFREQ} | Operating frequency | _ | _ | 48 | MHz | |
| SID130 | T _{CTRPWINT} | Capture pulse width (internal) | 42 | _ | _ | ns | |
| SID131 | T _{CTRPWEXT} | Capture pulse width (external) | 42 | _ | _ | ns | |
| SID132 | T _{CTRES} | Counter Resolution | 21 | _ | _ | ns | |
| SID133 | T _{CENWIDINT} | Enable pulse width (internal) | 42 | _ | _ | ns | |
| SID134 | T _{CENWIDEXT} | Enable pulse width (external) | 42 | _ | _ | ns | |
| SID135 | T _{CTRRESWINT} | Reset pulse width (internal) | 42 | _ | _ | ns | |
| SID136 | T _{CTRRESWEXT} | Reset pulse width (external) | 42 | _ | _ | ns | |

Document Number: 001-87197 Rev. *D Page 25 of 42



Pulse Width Modulation (PWM)

Table 19. PWM DC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter Description | | Min | Тур | Max | Units | Details/Conditions |
|---------|-----------------------|-------------------------------------|-----|-----|-----|-------|--------------------|
| SID137 | I _{PWM1} | Block current consumption at 3 MHz | _ | - | 19 | μΑ | 16-bit PWM |
| SID138 | I _{PWM2} | Block current consumption at 12 MHz | _ | _ | 66 | μΑ | 16-bit PWM |
| SID139 | I _{PWM3} | Block current consumption at 48 MHz | 1 | 1 | 285 | μΑ | 16-bit PWM |

Table 20. PWM AC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------------|-------------------------------|-----|-----|-----|-------|--------------------|
| SID140 | T _{PWMFREQ} | Operating frequency | _ | _ | 48 | MHz | |
| SID141 | T _{PWMPWINT} | Pulse width (internal) | 42 | _ | _ | ns | |
| SID142 | T _{PWMEXT} | Pulse width (external) | 42 | _ | _ | ns | |
| SID143 | T _{PWMKILLINT} | Kill pulse width (internal) | 42 | _ | _ | ns | |
| SID144 | T _{PWMKILLEXT} | Kill pulse width (external) | 42 | _ | _ | ns | |
| SID145 | T _{PWMEINT} | Enable pulse width (internal) | 42 | _ | _ | ns | |
| SID146 | T _{PWMENEXT} | Enable pulse width (external) | 42 | _ | _ | ns | |
| SID147 | T _{PWMRESWINT} | Reset pulse width (internal) | 42 | _ | - | ns | |
| SID148 | T _{PWMRESWEXT} | Reset pulse width (external) | 42 | _ | _ | ns | |

 I^2C

Table 21. Fixed I²C DC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------|---|-----|-----|------|-------|--------------------|
| SID149 | I _{I2C1} | Block current consumption at 100 kHz | _ | _ | 10.5 | μΑ | |
| SID150 | I _{I2C2} | Block current consumption at 400 kHz | _ | - | 135 | μΑ | |
| SID151 | I _{I2C3} | Block current consumption at 1 Mbps | _ | _ | 310 | μΑ | |
| SID152 | I _{I2C4} | I ² C enabled in Deep Sleep mode | - | 1 | 1.4 | μΑ | |

Table 22. Fixed I²C AC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------|-------------|-----|-----|-----|-------|--------------------|
| SID153 | F _{I2C1} | Bit rate | 1 | _ | 1 | Mbps | |

Document Number: 001-87197 Rev. *D Page 26 of 42



LCD Direct Drive

Table 23. LCD Direct Drive DC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-----------------------|--|-----|-----|------|-------|-------------------------------------|
| SID154 | I _{LCDLOW} | Operating current in low power mode | _ | 5 | _ | μA | 16 × 4 small segment disp. at 50 Hz |
| SID155 | C _{LCDCAP} | LCD capacitance per segment/common driver | _ | 500 | 5000 | pF | Guaranteed by Design |
| SID156 | LCD _{OFFSET} | Long-term segment offset | _ | 20 | - | mV | |
| SID157 | I _{LCDOP1} | PWM Mode current. 5-V bias. 24-MHz IMO. 25 °C | _ | 0.6 | _ | mA | 32 × 4 segments. 50 Hz |
| SID158 | I _{LCDOP2} | PWM Mode current. 3.3-V bias. 24-MHz IMO. 25 °C | _ | 0.5 | _ | mA | 32 × 4 segments. 50 Hz |

Table 24. LCD Direct Drive AC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|------------------|----------------|-----|-----|-----|-------|--------------------|
| SID159 | F _{LCD} | LCD frame rate | 10 | 50 | 150 | Hz | |

Table 25. Fixed UART DC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|--------------------|---|-----|-----|-----|-------|--------------------|
| SID160 | I _{UART1} | Block current consumption at 100 Kbits/sec | _ | ı | 9 | μA | |
| SID161 | I _{UART2} | Block current consumption at 1000 Kbits/sec | - | ı | 312 | μA | |

Table 26. Fixed UART AC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units |
|---------|-------------------|-------------|-----|-----|-----|-------|
| SID162 | F _{UART} | Bit rate | _ | _ | 1 | Mbps |

SPI Specifications

Table 27. Fixed SPI DC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units |
|---------|-------------------|--|-----|-----|-----|-------|
| SID163 | I _{SPI1} | Block current consumption at 1 Mbits/sec | _ | - | 360 | μΑ |
| SID164 | I _{SPI2} | Block current consumption at 4 Mbits/sec | _ | _ | 560 | μΑ |
| SID165 | I _{SPI3} | Block current consumption at 8 Mbits/sec | _ | 1 | 600 | μΑ |

Table 28. Fixed SPI AC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units |
|---------|-----------|---|-----|-----|-----|-------|
| SID166 | | SPI operating frequency (master; 6X oversampling) | _ | _ | 8 | MHz |

Document Number: 001-87197 Rev. *D Page 27 of 42



Table 29. Fixed SPI Master mode AC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units |
|---------|------------------|--|-----|-----|-----|-------|
| SID167 | T _{DMO} | MOSI valid after Sclock driving edge | _ | _ | 15 | ns |
| SID168 | T _{DSI} | MISO valid before Sclock capturing edge. Full clock, late MISO Sampling used | 20 | _ | _ | ns |
| SID169 | Т _{НМО} | Previous MOSI data hold time with respect to capturing edge at Slave | 0 | 1 | 1 | ns |

Table 30. Fixed SPI Slave mode AC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units |
|---------|----------------------|--|-----|-----|---------------|-------|
| SID170 | T _{DMI} | MOSI valid before Sclock capturing edge | 40 | _ | - | ns |
| SID171 | T _{DSO} | MISO valid after Sclock driving edge | - | _ | 42+3× FCPU | ns |
| SID171A | T _{DSO_ext} | MISO valid after Sclock driving edge in Ext. Clock mode | _ | _ | 48 | ns |
| SID172 | T _{HSO} | Previous MISO data hold time | 0 | _ | _ | ns |
| SID172A | T _{SSELSCK} | SSEL Valid to first SCK Valid edge | 100 | _ | _ | ns |

Memory

Table 31. Flash DC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-----------|---------------------------|------|-----|-----|----------|--------------------|
| SID173 | V_{PE} | Erase and program voltage | 1.71 | 1 | 5.5 | V | |

Table 32. Flash AC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|--|--|-------|-----|-----|---------|--------------------------------|
| SID174 | T _{ROWWRITE} ^[3] | Row (block) write time (erase and program) | _ | - | 20 | ms | Row (block) = 128 bytes |
| SID175 | T _{ROWERASE} ^[3] | Row erase time | _ | 1 | 13 | ms | |
| SID176 | T _{ROWPROGRAM} ^[3] | Row program time after erase | _ | 1 | 7 | ms | |
| SID178 | T _{BULKERASE} [3] | Bulk erase time (32 KB) | _ | _ | 35 | ms | |
| SID180 | T _{DEVPROG} ^[3] | Total device program time | _ | - | 7 | seconds | Guaranteed by characterization |
| SID181 | F _{END} | Flash endurance | 100 K | - | - | cycles | Guaranteed by characterization |
| SID182 | F _{RET} | Flash retention. T _A ≤ 55 °C, 100 K P/E cycles | 20 | - | - | years | Guaranteed by characterization |
| SID182A | | Flash retention. $T_A \le 85$ °C, 10 K P/E cycles | 10 | _ | _ | years | Guaranteed by characterization |

Note

Document Number: 001-87197 Rev. *D Page 28 of 42

It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied
on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs.
Make certain that these are not inadvertently activated.



System Resources

Power-on-Reset (POR) with Brown Out

Table 33. Imprecise Power On Reset (PRES)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-----------------------|----------------------|------|-----|------|-------|--------------------------------|
| SID185 | V _{RISEIPOR} | Rising trip voltage | 0.80 | _ | 1.45 | V | Guaranteed by characterization |
| SID186 | V _{FALLIPOR} | Falling trip voltage | 0.75 | _ | 1.4 | V | Guaranteed by characterization |
| SID187 | V _{IPORHYST} | Hysteresis | 15 | _ | 200 | mV | Guaranteed by characterization |

Table 34. Precise Power On Reset (POR)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|------------------------|--|------|-----|-----|-------|--------------------------------|
| SID190 | V _{FALLPPOR} | BOD trip voltage in active and sleep modes | 1.64 | - | - | | Guaranteed by characterization |
| SID192 | V _{FALLDPSLP} | BOD trip voltage in Deep Sleep | 1.4 | _ | _ | | Guaranteed by characterization |

Voltage Monitors

Table 35. Voltage Monitors DC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|--------------------|--------------------------|------|------|------|-------|--------------------------------|
| SID195 | V _{LVI1} | LVI_A/D_SEL[3:0] = 0000b | 1.71 | 1.75 | 1.79 | V | |
| SID196 | V_{LVI2} | LVI_A/D_SEL[3:0] = 0001b | 1.76 | 1.80 | 1.85 | V | |
| SID197 | V _{LVI3} | LVI_A/D_SEL[3:0] = 0010b | 1.85 | 1.90 | 1.95 | V | |
| SID198 | V _{LVI4} | LVI_A/D_SEL[3:0] = 0011b | 1.95 | 2.00 | 2.05 | V | |
| SID199 | V _{LVI5} | LVI_A/D_SEL[3:0] = 0100b | 2.05 | 2.10 | 2.15 | V | |
| SID200 | V _{LVI6} | LVI_A/D_SEL[3:0] = 0101b | 2.15 | 2.20 | 2.26 | V | |
| SID201 | V _{LVI7} | LVI_A/D_SEL[3:0] = 0110b | 2.24 | 2.30 | 2.36 | V | |
| SID202 | V _{LVI8} | LVI_A/D_SEL[3:0] = 0111b | 2.34 | 2.40 | 2.46 | V | |
| SID203 | V _{LVI9} | LVI_A/D_SEL[3:0] = 1000b | 2.44 | 2.50 | 2.56 | V | |
| SID204 | V _{LVI10} | LVI_A/D_SEL[3:0] = 1001b | 2.54 | 2.60 | 2.67 | V | |
| SID205 | V _{LVI11} | LVI_A/D_SEL[3:0] = 1010b | 2.63 | 2.70 | 2.77 | V | |
| SID206 | V _{LVI12} | LVI_A/D_SEL[3:0] = 1011b | 2.73 | 2.80 | 2.87 | V | |
| SID207 | V _{LVI13} | LVI_A/D_SEL[3:0] = 1100b | 2.83 | 2.90 | 2.97 | V | |
| SID208 | V _{LVI14} | LVI_A/D_SEL[3:0] = 1101b | 2.93 | 3.00 | 3.08 | V | |
| SID209 | V _{LVI15} | LVI_A/D_SEL[3:0] = 1110b | 3.12 | 3.20 | 3.28 | V | |
| SID210 | V _{LVI16} | LVI_A/D_SEL[3:0] = 1111b | 4.39 | 4.50 | 4.61 | V | |
| SID211 | LVI_IDD | Block current | _ | _ | 100 | μA | Guaranteed by characterization |

Table 36. Voltage Monitors AC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|----------------------|---------------------------|-----|-----|-----|-------|--------------------------------|
| SID212 | T _{MONTRIP} | Voltage monitor trip time | - | 1 | 1 | μs | Guaranteed by characterization |

Document Number: 001-87197 Rev. *D Page 29 of 42



SWD Interface

Table 37. SWD Interface Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|--------------|--|--------|-----|-------|-------|----------------------------------|
| SID213 | F_SWDCLK1 | $3.3~V \leq V_{DD} \leq 5.5~V$ | _ | - | 14 | MHz | SWDCLK ≤ 1/3 CPU clock frequency |
| SID214 | F_SWDCLK2 | $1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$ | _ | _ | 7 | MHz | SWDCLK ≤ 1/3 CPU clock frequency |
| SID215 | T_SWDI_SETUP | T = 1/f SWDCLK | 0.25*T | _ | _ | ns | Guaranteed by characterization |
| SID216 | T_SWDI_HOLD | T = 1/f SWDCLK | 0.25*T | _ | _ | ns | Guaranteed by characterization |
| SID217 | T_SWDO_VALID | T = 1/f SWDCLK | _ | _ | 0.5*T | ns | Guaranteed by characterization |
| SID217A | T_SWDO_HOLD | T = 1/f SWDCLK | 1 | - | _ | ns | Guaranteed by characterization |

Internal Main Oscillator

Table 38. IMO DC Specifications

(Guaranteed by Design)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------|---------------------------------|-----|-----|------|-------|--------------------|
| SID218 | I _{IMO1} | IMO operating current at 48 MHz | _ | _ | 1000 | μΑ | |
| SID219 | I _{IMO2} | IMO operating current at 24 MHz | _ | _ | 325 | μΑ | |
| SID220 | I _{IMO3} | IMO operating current at 12 MHz | _ | _ | 225 | μΑ | |
| SID221 | I _{IMO4} | IMO operating current at 6 MHz | _ | _ | 180 | μΑ | |
| SID222 | I _{IMO5} | IMO operating current at 3 MHz | - | _ | 150 | μΑ | |

Table 39. IMO AC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------------|--------------------------------------|-----|-----|-----|-------|-----------------------------|
| SID223 | F _{IMOTOL1} | Frequency variation from 3 to 48 MHz | _ | _ | ±2 | % | With API-called calibration |
| SID226 | T _{STARTIMO} | IMO startup time | _ | _ | 12 | μs | |
| SID227 | T _{JITRMSIMO1} | RMS Jitter at 3 MHz | _ | 156 | _ | ps | |
| SID228 | T _{JITRMSIMO2} | RMS Jitter at 24 MHz | _ | 145 | _ | ps | |
| SID229 | T _{JITRMSIMO3} | RMS Jitter at 48 MHz | _ | 139 | - | ps | |

Internal Low-Speed Oscillator

Table 40. ILO DC Specifications

(Guaranteed by Design)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|----------------------|---------------------------------|-----|-----|------|-------|--------------------------------|
| SID231 | I _{ILO1} | ILO operating current at 32 kHz | _ | 0.3 | 1.05 | | Guaranteed by Characterization |
| SID233 | I _{ILOLEAK} | ILO leakage current | _ | 2 | 15 | nA | Guaranteed by Design |

Document Number: 001-87197 Rev. *D Page 30 of 42



Table 41. ILO AC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|------------------------|--------------------------|-----|-----|-----|-------|--------------------------------|
| SID234 | T _{STARTILO1} | ILO startup time | - | _ | 2 | ms | Guaranteed by characterization |
| SID236 | T _{ILODUTY} | ILO duty cycle | 40 | 50 | 60 | % | Guaranteed by characterization |
| SID237 | F _{ILOTRIM1} | 32 kHz trimmed frequency | 15 | 32 | 50 | kHz | ±60% with trim. |

Table 42. External Clock Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|------------|---|-----|-----|-----|-------|--------------------------------|
| SID305 | ExtClkFreq | External Clock input Frequency | 0 | - | 48 | | Guaranteed by characterization |
| SID306 | ExtClkDuty | Duty cycle; Measured at V _{DD/2} | 45 | - | 55 | | Guaranteed by characterization |

Table 43. UDB AC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|------------|---------------------------|---|-----|-----|-----|-------|--------------------|
| Datapath p | performance | | | • | | • | |
| SID249 | F _{MAX-TIMER} | Max frequency of 16-bit timer in a UDB pair | - | - | 48 | MHz | |
| SID250 | F _{MAX-ADDER} | Max frequency of 16-bit adder in a UDB pair | _ | _ | 48 | MHz | |
| SID251 | F _{MAX_CRC} | Max frequency of 16-bit CRC/PRS in a UDB pair | _ | - | 48 | MHz | |
| PLD Perfo | rmance in UDB | | | | | | |
| SID252 | F _{MAX_PLD} | Max frequency of 2-pass PLD function in a UDB pair | _ | _ | 48 | MHz | |
| Clock to O | utput Performance | | | • | | - | |
| SID253 | T _{CLK_OUT_UDB1} | Prop. delay for clock in to data out at 25 °C, Typ. | _ | 15 | _ | ns | |
| SID254 | T _{CLK_OUT_UDB2} | Prop. delay for clock in to data out, Worst case. | _ | 25 | _ | ns | |

Table 44. Block Specs

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|-------------|------------------------|---|-----|-----|-----|---------|--|
| SID256* | T _{WS48} * | Number of wait states at 48 MHz | 1 | - | _ | | CPU execution from Flash. Guaranteed by characterization |
| SID257 | T _{WS24} * | Number of wait states at 24 MHz | 0 | - | _ | | CPU execution from Flash. Guaranteed by characterization |
| SID260 | V _{REFSAR} | Trimmed internal reference to SAR | -1 | _ | +1 | % | Percentage of Vbg (1.024 V). Guaranteed by characterization |
| SID262 | T _{CLKSWITCH} | Clock switching from clk1 to clk2 in clk1 periods | 3 | _ | 4 | Periods | . Guaranteed by design |
| * Tws48 and | Tws24 are guaranteed | by Design | | • | | • | |

Document Number: 001-87197 Rev. *D



Table 45. UDB Port Adaptor Specifications

(Based on LPC Component Specs, Guaranteed by Characterization -10-pF load, 3-V V_{DDIO} and V_{DDD})

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------------|---------------------------------------|-----|-----|-----|-------|--------------------|
| SID263 | T _{LCLKDO} | LCLK to output delay | _ | _ | 18 | ns | |
| SID264 | T _{DINLCLK} | Input setup time to LCLCK rising edge | - | - | 7 | ns | |
| SID265 | T _{DINLCLKHLD} | Input hold time from LCLK rising edge | 5 | _ | _ | ns | |
| SID266 | T _{LCLKHIZ} | LCLK to output tristated | _ | _ | 28 | ns | |
| SID267 | T _{FLCLK} | LCLK frequency | _ | _ | 33 | MHz | |
| SID268 | T _{LCLKDUTY} | LCLK duty cycle (percentage high) | 40 | _ | 60 | % | |

Document Number: 001-87197 Rev. *D Page 32 of 42



Ordering Information

The PSoC 4200 part numbers and features are listed in the following table.

Table 46. PSoC 4200 Family Ordering Information

| | | | | | | | Fea | ature | s | | | | | | Pacl | kage | |
|--------|-----------------|---------------------|------------|-----------|-----|---------------|----------|------------------|----------------|----------------|--------------|------------|------|---------|--------|---------|---------|
| Family | MPN | Max CPU Speed (MHz) | Flash (KB) | SRAM (KB) | NDB | Op-amp (CTBm) | CapSense | Direct LCD Drive | 12-bit SAR ADC | LP Comparators | TCPWM Blocks | SCB Blocks | GPIO | 28-SSOP | 40-QFN | 44-TQFP | 48-TQFP |
| | CY8C4244PVI-432 | 48 | 16 | 4 | 2 | 1 | _ | _ | 1 Msps | 2 | 4 | 2 | 22 | ~ | _ | - | - |
| | CY8C4244PVI-442 | 48 | 16 | 4 | 2 | 1 | ~ | ~ | 1 Msps | 2 | 4 | 2 | 22 | ~ | - | - | _ |
| | CY8C4244LQI-443 | 48 | 16 | 4 | 2 | 2 | ~ | ~ | 1 Msps | 2 | 4 | 2 | 34 | - | ~ | 1 | - |
| | CY8C4244AXI-443 | 48 | 16 | 4 | 2 | 2 | ~ | ~ | 1 Msps | 2 | 4 | 2 | 36 | - | - | ~ | - |
| | CY8C4244AZI-443 | 48 | 16 | 4 | 2 | 2 | ~ | ~ | 1 Msps | 2 | 4 | 2 | 36 | - | - | 1 | ~ |
| 4200 | CY8C4245AXI-473 | 48 | 32 | 4 | 4 | 2 | - | - | 1 Msps | 2 | 4 | 2 | 36 | - | _ | ~ | - |
| , | CY8C4245AZI-473 | 48 | 32 | 4 | 4 | 2 | _ | - | 1 Msps | 2 | 4 | 2 | 36 | _ | _ | ı | ~ |
| | CY8C4245PVI-482 | 48 | 32 | 4 | 4 | 1 | ~ | ~ | 1 Msps | 2 | 4 | 2 | 22 | ~ | _ | 1 | - |
| | CY8C4245LQI-483 | 48 | 32 | 4 | 4 | 2 | > | ~ | 1 Msps | 2 | 4 | 2 | 34 | _ | > | ı | _ |
| | CY8C4245AXI-483 | 48 | 32 | 4 | 4 | 2 | > | ~ | 1 Msps | 2 | 4 | 2 | 36 | _ | _ | > | _ |
| | CY8C4245AZI-483 | 48 | 32 | 4 | 4 | 2 | > | ' | 1 Msps | 2 | 4 | 2 | 36 | - | - | ı | ~ |


Document Number: 001-87197 Rev. *D Page 33 of 42



Part Numbering Conventions

PSoC 4 devices follow the part numbering convention described in the following table. All fields are single-character alphanumeric (0, 1, 2, ..., 9, A,B, ..., Z) unless stated otherwise.

The part numbers are of the form CY8C4ABCDEF-XYZ where the fields are defined as follows.



The Field Values are listed in the following table.

| Field | Description | Values | Meaning |
|-------|----------------------|---------|--|
| CY8C | Cypress Prefix | | |
| 4 | Architecture | 4 | PSoC 4 |
| Α | Family within archi- | 1 | 4100 Family |
| | tecture | 2 | 4200 Family |
| В | CPU Speed | 2 | 24 MHz |
| | | 4 | 48 MHz |
| С | Flash Capacity | 4 | 16 KB |
| | | 5 | 32 KB |
| DE | Package Code | AX, AZ | TQFP |
| | | LQ | QFN |
| | | PV | SSOP |
| F | Temperature Range | I | Industrial |
| XYZ | Attributes Code | 000-999 | Code of feature set in specific family |



Packaging

Table 47. Package Characteristics

| Parameter | Description | Conditions | Min | Тур | Max | Units |
|----------------|---------------------------------------|------------|-----|-------|-----|---------|
| T _A | Operating ambient temperature | | -40 | 25.00 | 85 | °C |
| T_J | Operating junction temperature | | -40 | - | 100 | °C |
| T_JA | Package θ _{JA} (28-pin SSOP) | | - | 66.58 | - | °C/Watt |
| T_JA | Package θ _{JA} (40-pin QFN) | | - | 15.34 | _ | °C/Watt |
| T_JA | Package θ _{JA} (44-pin TQFP) | | - | 57.16 | - | °C/Watt |
| T_JA | Package θ _{JA} (48-pin TQFP) | | - | 67.30 | _ | °C/Watt |
| T_JC | Package θ _{JC} (28-pin SSOP) | | - | 26.28 | _ | °C/Watt |
| T_JC | Package θ _{JC} (40-pin QFN) | | - | 2.50 | - | °C/Watt |
| T_JC | Package θ _{JC} (44-pin TQFP) | | - | 17.47 | _ | °C/Watt |
| T_JC | Package θ _{JC} (48-pin TQFP) | | _ | 27.60 | _ | °C/Watt |

Table 48. Solder Reflow Peak Temperature

| Package | Maximum Peak Temperature | Maximum Time at Peak Temperature |
|-------------|-----------------------------|----------------------------------|
| 28-pin SSOP | 260 °C | 30 seconds |
| 40-pin QFN | 260 °C | 30 seconds |
| 44-pin TQFP | 260 °C | 30 seconds |
| 48-pin TQFP | 260 °C | 30 seconds |

Table 49. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

| - | |
|--------------|-------|
| Package | MSL |
| 28-pin SSOP | MSL 3 |
| 40-pin QFN | MSL 3 |
| 44-pin TQFP | MSL 3 |
| 48-pin TQFP | MSL 3 |


Document Number: 001-87197 Rev. *D Page 35 of 42



1.14 7.50 8.10 DIMENSIONS IN MILLIMETERS 15 10.00 10.40 SEATING PLANE .235 MIN.-0° MIN - 0.65 BSC. GAUGE PLANE 2.00 1.65 1.85 MAX. 0.10 1.25 REF-51-85079 *F 0.55 0.95

Figure 15. 28-pin (210-mil) SSOP Package Outline

Figure 16. 40-pin QFN Package Outline



NOTES:

- 1. XX HATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT: 68 ±2 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-80659 **

The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.




SEATING PLANE

O.10

1.60 MAX.

0.20 MAX

Figure 17. 44-pin TQFP Package Outline



NOTE:

(8X)


L SEE DETAILA

1.40±0.05

- 1. JEDEC STD REF MS-026
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
 MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
 BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
- 3. DIMENSIONS IN MILLIMETERS

51-85064 *F

Figure 18. 48-Pin TQFP Package Outline





Acronyms

Table 50. Acronyms Used in this Document

| Table 30. Ac | ronyms Used in this Document |
|------------------|---|
| Acronym | Description |
| abus | analog local bus |
| ADC | analog-to-digital converter |
| AG | analog global |
| АНВ | AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus |
| ALU | arithmetic logic unit |
| AMUXBUS | analog multiplexer bus |
| API | application programming interface |
| APSR | application program status register |
| ARM [®] | advanced RISC machine, a CPU architecture |
| ATM | automatic thump mode |
| BW | bandwidth |
| CAN | Controller Area Network, a communications protocol |
| CMRR | common-mode rejection ratio |
| CPU | central processing unit |
| CRC | cyclic redundancy check, an error-checking protocol |
| DAC | digital-to-analog converter, see also IDAC, VDAC |
| DFB | digital filter block |
| DIO | digital input/output, GPIO with only digital capabilities, no analog. See GPIO. |
| DMIPS | Dhrystone million instructions per second |
| DMA | direct memory access, see also TD |
| DNL | differential nonlinearity, see also INL |
| DNU | do not use |
| DR | port write data registers |
| DSI | digital system interconnect |
| DWT | data watchpoint and trace |
| ECC | error correcting code |
| ECO | external crystal oscillator |
| EEPROM | electrically erasable programmable read-only memory |
| EMI | electromagnetic interference |
| EMIF | external memory interface |
| EOC | end of conversion |
| EOF | end of frame |
| EPSR | execution program status register |
| ESD | electrostatic discharge |

Table 50. Acronyms Used in this Document (continued)

| Acronym | Description |
|--------------------------|--|
| ETM | embedded trace macrocell |
| FIR | finite impulse response, see also IIR |
| FPB | flash patch and breakpoint |
| FS | full-speed |
| GPIO | general-purpose input/output, applies to a PSoC pin |
| HVI | high-voltage interrupt, see also LVI, LVD |
| IC | integrated circuit |
| IDAC | current DAC, see also DAC, VDAC |
| IDE | integrated development environment |
| I ² C, or IIC | Inter-Integrated Circuit, a communications protocol |
| IIR | infinite impulse response, see also FIR |
| ILO | internal low-speed oscillator, see also IMO |
| IMO | internal main oscillator, see also ILO |
| INL | integral nonlinearity, see also DNL |
| I/O | input/output, see also GPIO, DIO, SIO, USBIO |
| IPOR | initial power-on reset |
| IPSR | interrupt program status register |
| IRQ | interrupt request |
| ITM | instrumentation trace macrocell |
| LCD | liquid crystal display |
| LIN | Local Interconnect Network, a communications protocol. |
| LR | link register |
| LUT | lookup table |
| LVD | low-voltage detect, see also LVI |
| LVI | low-voltage interrupt, see also HVI |
| LVTTL | low-voltage transistor-transistor logic |
| MAC | multiply-accumulate |
| MCU | microcontroller unit |
| MISO | master-in slave-out |
| NC | no connect |
| NMI | nonmaskable interrupt |
| NRZ | non-return-to-zero |
| NVIC | nested vectored interrupt controller |
| NVL | nonvolatile latch, see also WOL |
| opamp | operational amplifier |
| PAL | programmable array logic, see also PLD |

Document Number: 001-87197 Rev. *D Page 38 of 42



Table 50. Acronyms Used in this Document (continued)

| Acronym | Description | | | | |
|-------------------|--|--|--|--|--|
| PC | program counter | | | | |
| PCB | printed circuit board | | | | |
| PGA | programmable gain amplifier | | | | |
| PHUB | peripheral hub | | | | |
| PHY | physical layer | | | | |
| PICU | port interrupt control unit | | | | |
| PLA | programmable logic array | | | | |
| PLD | programmable logic device, see also PAL | | | | |
| PLL | phase-locked loop | | | | |
| PMDD | package material declaration data sheet | | | | |
| POR | power-on reset | | | | |
| PRES | precise power-on reset | | | | |
| PRS | pseudo random sequence | | | | |
| PS | port read data register | | | | |
| PSoC [®] | Programmable System-on-Chip™ | | | | |
| PSRR | power supply rejection ratio | | | | |
| PWM | pulse-width modulator | | | | |
| RAM | random-access memory | | | | |
| RISC | reduced-instruction-set computing | | | | |
| RMS | root-mean-square | | | | |
| RTC | real-time clock | | | | |
| RTL | register transfer language | | | | |
| RTR | remote transmission request | | | | |
| RX | receive | | | | |
| SAR | successive approximation register | | | | |
| SC/CT | switched capacitor/continuous time | | | | |
| SCL | I ² C serial clock | | | | |
| SDA | I ² C serial data | | | | |
| S/H | sample and hold | | | | |
| SINAD | signal to noise and distortion ratio | | | | |
| SIO | special input/output, GPIO with advanced features. See GPIO. | | | | |
| SOC | start of conversion | | | | |
| SOF | start of frame | | | | |
| SPI | Serial Peripheral Interface, a communications protocol | | | | |
| SR | slew rate | | | | |
| SRAM | static random access memory | | | | |
| SRES | software reset | | | | |
| SWD | serial wire debug, a test protocol | | | | |

Table 50. Acronyms Used in this Document (continued)

| Acronym | Description | | | |
|---------|--|--|--|--|
| SWV | single-wire viewer | | | |
| TD | transaction descriptor, see also DMA | | | |
| THD | total harmonic distortion | | | |
| TIA | transimpedance amplifier | | | |
| TRM | technical reference manual | | | |
| TTL | transistor-transistor logic | | | |
| TX | transmit | | | |
| UART | Universal Asynchronous Transmitter Receiver, a communications protocol | | | |
| UDB | universal digital block | | | |
| USB | Universal Serial Bus | | | |
| USBIO | USB input/output, PSoC pins used to connect to a USB port | | | |
| VDAC | voltage DAC, see also DAC, IDAC | | | |
| WDT | watchdog timer | | | |
| WOL | write once latch, see also NVL | | | |
| WRES | watchdog timer reset | | | |
| XRES | external reset I/O pin | | | |
| XTAL | crystal | | | |

Document Number: 001-87197 Rev. *D Page 39 of 42



Document Conventions

Units of Measure

Table 51. Units of Measure

| Symbol | Unit of Measure | | | |
|--------|------------------------|--|--|--|
| °C | degrees Celsius | | | |
| dB | decibel | | | |
| fF | femto farad | | | |
| Hz | hertz | | | |
| KB | 1024 bytes | | | |
| kbps | kilobits per second | | | |
| Khr | kilohour | | | |
| kHz | kilohertz | | | |
| kΩ | kilo ohm | | | |
| ksps | kilosamples per second | | | |
| LSB | least significant bit | | | |
| Mbps | megabits per second | | | |
| MHz | megahertz | | | |
| ΜΩ | mega-ohm | | | |
| Msps | megasamples per second | | | |
| μΑ | microampere | | | |
| μF | microfarad | | | |
| μΗ | microhenry | | | |
| μs | microsecond | | | |
| μV | microvolt | | | |
| μW | microwatt | | | |
| mA | milliampere | | | |
| ms | millisecond | | | |
| mV | millivolt | | | |
| nA | nanoampere | | | |
| ns | nanosecond | | | |
| nV | nanovolt | | | |
| Ω | ohm | | | |
| pF | picofarad | | | |
| ppm | parts per million | | | |
| ps | picosecond | | | |
| s | second | | | |
| sps | samples per second | | | |
| sqrtHz | square root of hertz | | | |
| V | volt | | | |

Document Number: 001-87197 Rev. *D Page 40 of 42



Revision History

| Descriptio Document | Description Title: PSoC [®] 4: PSoC 4200 Family Datasheet Programmable System-on-Chip (PSoC [®]) Document Number: 001-87197 | | | | | | | |
|------------------------|---|--------------------|--------------------|---|--|--|--|--|
| Revision | ECN | Orig. of Change | Submission Date | Description of Change | | | | |
| *B | 4108562 | WKA | 08/29/2013 | Added clarifying note about the XRES pin in the Reset section. Updated UDB Array diagram. Added a link reference to the PSoC 4 TRM. Updated the footnote in Absolute Maximum Ratings. Updated Sleep Mode IDD specs in DC Specifications. Updated Comparator DC Specifications Updated SAR ADC AC Specifications Updated LCD Direct Drive DC Specifications Updated the number of GPIOs in Ordering Information. | | | | |
| *C | 4568937 | MKEA/ WKA | 11/19/2014 | Added More Information and PSoC Creator sections. Added 48-pin TQFP pin and package details. Added SID308A spec details. Updated Ordering Information. | | | | |
| *D | 4617283 | WKA | 01/08/2015 | Corrected typo in the ordering information table. Updated 28-pin SSOP package diagram. | | | | |

Document Number: 001-87197 Rev. *D Page 41 of 42



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2013-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com