

# 4-Mbit (256 K × 16) Static RAM

#### **Features**

- Temperature ranges
  □ Industrial: –40 °C to 85 °C
- Pin and function compatible with CY7C1041CV33
- High speed

  □ t<sub>AA</sub> = 10 ns
- Low active power
  □ I<sub>CC</sub> = 90 mA
- Low CMOS standby power
  □ I<sub>SB2</sub> = 10 mA
- 2.0 V data retention
- Automatic power-down when deselected
- TTL compatible inputs and outputs
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features
- Available in Pb-free 48-ball VFBGA, 44-pin (400-mil) molded SOJ, and 44-pin TSOP II Packages

## **Functional Description**

The CY7C1041DV33 is a high performance CMOS Static RAM organized as  $\underline{256}$  K words by 16-bits. To write to the device, take chip enable ( $\overline{\text{CE}}$ ) and write enable ( $\overline{\text{WE}}$ ) inputs LOW. If byte low enable (BLE) is LOW, then data from I/O pins (I/O $_0$  to I/O $_1$ ) is written into the location specified on the address pins (A $_0$  to A $_{17}$ ). If byte high enable (BHE) is LOW, then data from I/O pins (I/O $_0$  to I/O $_{15}$ ) is written into the location specified on the address pins (A $_0$  to A $_{17}$ ).


To read from the device, take chip enable (CE) and output enable (OE) LOW while forcing the write enable (WE) HIGH. If BLE is LOW, then data from the memory location specified by the address pins appears on I/O $_0$  to I/O $_1$ . If BHE is LOW, then data from memory appears on I/O $_0$  to I/O $_1$ 5. See the Truth Table on page 11 for a complete description of read and write modes.

The input and output pins (I/O $_0$  to I/O $_1$ 5) are placed in a high impedance state when the device is deselected (CE HIGH), outputs are disabled (OE HIGH), BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).

The CY7C1041DV33 is available in a standard 44-pin 400-mil wide SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout and a 48-ball FBGA package.

For a complete list of related documentation, click here.

# **Logic Block Diagram**



# CY7C1041DV33



# Contents

Selection Guide	3
Pin Configuration	3
Maximum Ratings	4
Operating Range	4
DC Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	
Package Diagrams	13
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	18
PSoC® Solutions	18
Cypress Developer Community	18
Technical Support	



#### **Selection Guide**

Description	-10 (Industrial)	Unit
Maximum access time	10	ns
Maximum operating current	90	mA
Maximum CMOS standby current	10	mA

#### **Pin Configuration**

Figure 1. 48-ball VFBGA (Pinout 1) [1, 2]




Figure 2. 48-ball VFBGA (Pinout 2) [1, 2]





Figure 3. 44-pin SOJ/TSOP II pinout



#### Notes

- 1. NC pins are not connected on the die.
- Pinout 1 is compliant with CY7C1041CV33 and pinout 2 is JEDEC compliant. The difference between the two is that the higher and lower byte I/Os ( $I/O_{[7:0]}$  and  $I/O_{[15:8]}$  balls) are swapped.



# **Maximum Ratings**

DC input voltage [3]	0.3 V to V <sub>CC</sub> + 0.3 V
Current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, method 3015)	>2001 V
Latch up current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>	Speed
Industrial	–40 °C to +85 °C	$3.3~V\pm0.3~V$	10 ns

#### **DC Electrical Characteristics**

Over the Operating Range

Downston	Description	Took Conditions		-10 (Inc	dustrial)	Heit
Parameter	Description	Test Conditions		Min	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA		2.4	_	V
V <sub>OL</sub>	Output LOW voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8.0 mA		-	0.4	V
V <sub>IH</sub> <sup>[3]</sup>	Input HIGH voltage			2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub> [3]	Input LOW voltage					V
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$		<b>–</b> 1	+1	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_{OUT} \le V_{CC}$ , output disable	ed	<b>–</b> 1	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$V_{CC} = Max, f = f_{MAX} = 1/t_{RC}$	100 MHz	-	90	mA
			83 MHz	-	80	mA
			66 MHz	-	70	mA
			40 MHz	_	60	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	$\begin{array}{c} \text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or V}_{\text{IN}} \leq \text{V}_{\text{IL}},  f = \text{f}_{\text{MAX}} \end{array}$		_	20	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	$\begin{array}{l} \underline{\text{Max}} \ V_{\text{CC}}, \\ \text{CE} \geq V_{\text{CC}} - 0.3 \ \text{V}, \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.3 \ \text{V or } V_{\text{IN}} \leq 0.3 \ \text{V}, \\ \text{f} = 0 \end{array}$		ı	10	mA

#### Note

Document Number: 38-05473 Rev. \*N

<sup>3.</sup> Minimum voltage is -2.0 V and  $V_{IH}(\text{max}) = V_{CC} + 2 \text{ V}$  for pulse durations of less than 20 ns.



# Capacitance

Parameter [4]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	8	pF
C <sub>OUT</sub>	I/O capacitance		8	pF


## **Thermal Resistance**

Parameter [4]	Description	Test Conditions	48-ball FBGA Package	44-pin SOJ Package	44-pin TSOP II Package	Unit
$\Theta_{JA}$	(junction to ambient)	Still Air, soldered on a 3 × 4.5 inch, four layer	27.89	57.91	50.66	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	printed circuit board	14.74	36.73	17.17	°C/W

# **AC Test Loads and Waveforms**

The AC test loads and waveform diagram follows.

Figure 4. AC Test Loads and Waveforms [5]



Document Number: 38-05473 Rev. \*N

Notes4. Tested initially and after any design or process changes that may affect these parameters.

AC characteristics (except high Z) are tested using the load conditions shown in Figure 4 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 4 (c).




## **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions <sup>[6]</sup>	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		2.0	-	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	_	10	mA
t <sub>CDR</sub> <sup>[7]</sup>	Chip deselect to data retention time		0	-	ns
t <sub>R</sub> <sup>[8]</sup>	Operation recovery time		t <sub>RC</sub>	_	ns

## **Data Retention Waveform**

Figure 5. Data Retention Waveform



#### Notes

- No input may exceed V<sub>CC</sub> + 0.3 V.
  Tested initially and after any design or process changes that may affect these parameters.
  Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 50 μs or stable at V<sub>CC(min.)</sub> ≥ 50 μs.



# **AC Switching Characteristics**

Over the Operating Range

Parameter [9]	Description	-10 (Inc	lustrial)	Unit
Parameter [2]	Description	Min	Max	
Read Cycle				•
t <sub>power</sub> <sup>[10]</sup>	V <sub>CC</sub> (Typical) to the first access	100	_	μS
t <sub>RC</sub>	Read cycle time	10	_	ns
t <sub>AA</sub>	Address to data valid	-	10	ns
t <sub>OHA</sub>	Data hold from address change	3	_	ns
t <sub>ACE</sub>	CE LOW to data valid	-	10	ns
t <sub>DOE</sub>	OE LOW to data valid	-	5	ns
t <sub>LZOE</sub>	OE LOW to low Z <sup>[11]</sup>	0	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[11, 12]</sup>	-	5	ns
t <sub>LZCE</sub>	CE LOW to low Z <sup>[11]</sup>	3	_	ns
t <sub>HZCE</sub>	CE HIGH to high Z <sup>[11, 12]</sup>	-	5	ns
t <sub>PU</sub>	CE LOW to power-up	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down	-	10	ns
t <sub>DBE</sub>	Byte enable to data valid	-	5	ns
t <sub>LZBE</sub>	Byte enable to low Z	0	_	ns
t <sub>HZBE</sub>	Byte disable to high Z	-	6	ns
Write Cycle <sup>[13,</sup>	14]			•
t <sub>WC</sub>	Write cycle time	10	_	ns
t <sub>SCE</sub>	CE LOW to write end	7	_	ns
t <sub>AW</sub>	Address setup to write end	7	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	7	_	ns
t <sub>SD</sub>	Data setup to write end	5	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[11]</sup>	3	_	ns
t <sub>HZWE</sub>	WE LOW to high Z <sup>[11, 12]</sup>	_	5	ns
t <sub>BW</sub>	Byte enable to end of write	7	_	ns

#### Notes

<sup>9.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub>

 <sup>10.</sup> t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access is performed.
 11. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZDE</sub>, t<sub>HZDE</sub> is less than t<sub>LZBE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

<sup>12.</sup> t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>HZEE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (c) of Figure 4. Transition is measured when the outputs enter a high impedance state.

13. The internal write time of the memory is defined by the overlap of CE LOW and BHE or BLE, and WE LOW. All signals must be in valid states to initiate a Write, but any one signal can go inactive to terminate the write.

14. The minimum write cycle time for Write Cycle No. 4 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



# **Switching Waveforms**

## Figure 6. Read Cycle No. 1 [15, 16]





Figure 7. Read Cycle No. 2 (OE Controlled) [16, 17]



<sup>15. &</sup>lt;u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u>, <u>BHE</u>, and <u>BLE</u> = V<sub>IL</sub>. 16. <u>WE</u> is HIGH for read cycle. 17. Address valid prior to or coincident with <u>CE</u> transition LOW.



# Switching Waveforms (continued)

Figure 8. Write Cycle No. 1 (CE Controlled) [18, 19]





Figure 9. Write Cycle No. 2 (BLE or BHE Controlled)



Notes

18. Data I/O is high impedance if  $\overline{OE}$  or  $\overline{BHE}$  and  $\overline{BLE} = V_{IH}$ .

19. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high impedance state.



# Switching Waveforms (continued)

Figure 10. Write Cycle No. 3 (WE Controlled, OE HIGH During Write) [20, 21]





Figure 11. Write Cycle No. 4 (WE Controlled, OE LOW)



Notes

20. Data I/O is high impedance if  $\overline{OE}$  or  $\overline{BHE}$  and  $\overline{BLE} = V_{IH}$ .

21. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high impedance state.

22. During this period the I/Os are in the output state and input signals should not be applied.



# **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Χ	Χ	Х	Х	High Z	High Z	Power down	Standby (I <sub>SB</sub> )
L	L	Η	L	L	Data out	Data out	Read all bits	Active (I <sub>CC</sub> )
L	L	Η	L	Н	Data out	High Z	Read lower bits only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High Z	Data out	Read upper bits only	Active (I <sub>CC</sub> )
L	Χ	L	L	L	Data in	Data in	Write all bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data in	High Z	Write lower bits only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High Z	Data in	Write upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High Z	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )
L	Х	Χ	Н	Н	High Z	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1041DV33-10BVI	51-85150	48-ball VFBGA Pinout - 1 <sup>[23]</sup>	Industrial
	CY7C1041DV33-10BVXI		48-ball VFBGA (Pb-free) Pinout - 1 <sup>[23]</sup>	
	CY7C1041DV33-10BVJXI		48-ball VFBGA (Pb-free) Pinout - 2 <sup>[23]</sup>	
	CY7C1041DV33-10VXI	51-85082	44-pin (400-mil) Molded SOJ (Pb-free)	
	CY7C1041DV33-10ZSXI	51-85087	44-pin TSOP II (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

#### **Ordering Code Definitions**




Document Number: 38-05473 Rev. \*N

<sup>23.</sup> Pinout 1 is compliant with CY7C1041CV33 and pinout 2 is JEDEC compliant. The difference between the two is that the higher and lower byte I/Os (I/O<sub>[7:0]</sub> and I/O<sub>[15:8]</sub> balls) are swapped.



# **Package Diagrams**

Figure 12. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD)
posted on the Cypress web.

51-85150 \*H



## Package Diagrams (continued)

Figure 13. 44-pin Molded SOJ (400-mil) V44.4 Package Outline, 51-85082





Figure 14. 44-pin TSOP Z44-II Package Outline, 51-85087





# Acronyms

Acronym	Description				
CE	Chip Enable				
CMOS	Complementary Metal Oxide Semiconductor				
FBGA	Fine-Pitch Ball Grid Array				
I/O	Input/Output				
OE	Output Enable				
SOJ	Small Outline J-lead				
SRAM	Static Random Access Memory				
TSOP	Thin Small Outline Package				
TTL	Transistor-Transistor Logic				
VFBGA	Very Fine-Pitch Ball Grid Array				
WE	Write Enable				

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μA	microampere			
μs	microsecond			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	201560	SWI	See ECN	Advance Data sheet for C9 IPP
*A	233729	RKF	See ECN	1.AC, DC parameters are modified as per EROS(Spec # 01-2165) 2.Pb-free offering in the 'Ordering information'
*B	351117	PCI	See ECN	Changed from Advance to Preliminary Removed 15 and 20 ns Speed bin Corrected DC voltage (min) value in maximum ratings section from - 0.5 to - 0.3V Redefined I <sub>CC</sub> values for Com'l and Ind'l temperature ranges I <sub>CC</sub> (Com'l): Changed from 100, 80 and 67 mA to 90, 80 and 75 mA for 8, 10 and 12ns speed bins respectively I <sub>CC</sub> (Ind'l): Changed from 80 and 67 mA to 90 and 85 mA for 10 and 12ns speed bins respectively Added Static Discharge Voltage and latch-up current spec Added V <sub>IH(max)</sub> spec in Note# 2 Changed Note# 4 on AC Test Loads Changed reference voltage level for measurement of Hi-Z parameters from ±500 mV to ±200 mV Added Data Retention Characteristics/Waveform and footnote # 11, 12 Added Write Cycle (WE Controlled, OE HIGH During Write) Timing Diagram Changed Package Diagram name from 44-Pin TSOP II Z44 to 44-Pin TSOP II Z544 and from 44-Pin (400-mil) Molded SOJ V34 to 44-Pin (400-mil) Molded SOJ V44 Changed part names from Z to ZS in the Ordering Information Table Added 8 ns Product Information Added Pin-Free Ordering Information Shaded Ordering Information Table
*C	446328	NXR	See ECN	Converted from Preliminary to Final Removed -8 speed bin Removed Commercial Operating Range product information Included Automotive Operating Range product information Updated Thermal Resistance table Updated footnote #8 on High-Z parameter measurement Updated the ordering information and replaced Package Name column with Package Diagram in the Ordering Information Table



# **Document History Page** (continued)

Documen Documen	ocument Title: CY7C1041DV33, 4-Mbit (256 K × 16) Static RAM ocument Number: 38-05473						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change			
*D	480177	VKN	See ECN	Added -10BVI product ordering code in the Ordering Information table			
*E	2541850	VKN / PYRS	07/22/08	Added -10BVJXI part			
*F	2752971	VKN	08/18/2009	Added Automotive-A information For 12 ns speed, changed $I_{SB1}$ spec from 25 mA to 15 mA For 12 ns speed, changed $t_{DOE}$ and $t_{DBE}$ specs from 6 ns to 7 ns Updated ordering information table			
*G	3034079	PRAS	09/20/2010	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits			
*H	3082285	HRP	11/09/2010	Corrected typo in Note 20.			
*	3149096	AJU	01/24/2011	No technical updates.			
*J	3182129	HRP	03/02/2011	No technical updates			
*K	3271586	PRAS	06/01/2011	Updated Features (Dislodged automotive part information to 001-69789). Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated Selection Guide (Dislodged automotive part information to 001-69789) Updated Operating Range (Dislodged automotive part information to 001-69789). Updated DC Electrical Characteristics (Dislodged automotive part information to 001-69789). Updated AC Switching Characteristics (Dislodged automotive part information to 001-69789). Updated Data Retention Characteristics (Dislodged automotive part information to 001-69789). Updated Data Retention Characteristics (Dislodged automotive part information to 001-69789). Updated Truth Table. Updated Ordering Information (Dislodged automotive part information to 001-69789). Updated in new template.			
*L *M	3438781 4170254	TAVA MEMJ	11/15/2011 10/22/2013	Updated package drawing specs to current revision.  Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. spec 51-85082 – Changed revision from *D to *E. spec 51-85087 – Changed revision from *D to *E. Updated in new template.			
*N	4578500	MEMJ	12/16/2014	Added related documentation hyperlink in page 1. Updated footnote 13.			



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

**Lighting & Power Control** 

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

#### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























# Website:

Welcome to visit www.ameya360.com

# Contact Us:

# > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

# > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

# Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com